

---

**Agenda item:**

**Source:** Philips

**Title:** Clarification of descriptions of power control preambles

**Document for:** Decision

---

## **Introduction**

At RAN1 #15, it was suggested that the current descriptions of power control preambles could be misunderstood.

The attached CRs to TS25.214 and TS25.211 aim to make the descriptions clearer. These changes are all intended purely as clarifications, and no functional modification is implied. Following discussion on the email reflector, it may be desirable to make some functional changes subsequently.

For uplink DPCCCH power control preambles, the term  $\tau_{\text{TPC-init}}$  is removed, as it was made redundant by a previous CR which resulted in  $\tau_{\text{TPC-init}}$  always being equal to  $\tau_{\text{TPC}}$ .

For the DL, it is implicit in the synchronisation procedure that the DL DPCCCH can start some time before the DL DPDCH, and it could be misleading to refer to such a period on the DL as a “power control preamble”. The text in the last paragraph of TS25.211 section 5.3.2 is therefore modified to relate simply to the period before the start of data transmission on a DL DPCH.

<b>CHANGE REQUEST</b>		<i>Please see embedded help file at the bottom of this page for instructions on how to fill in this form correctly.</i>	
<b>25.214 CR 131</b>		Current Version: <b>3.4.0 draft</b>	
<i>GSM (AA.BB) or 3G (AA.BBB) specification number ?</i>		<i>? CR number as allocated by MCC support team</i>	
For submission to: <b>RAN #10</b>	for approval <input checked="" type="checkbox"/>	strategic <input type="checkbox"/>	<i>(for SMG use only)</i>
<i>list expected approval meeting # here ?</i>	for information <input type="checkbox"/>	non-strategic <input type="checkbox"/>	

Form: CR cover sheet, version 2 for 3GPP and SMG    The latest version of this form is available from: <ftp://ftp.3gpp.org/Information/CR-Form-v2.doc>

**Proposed change affects:**    (U)SIM     ME     UTRAN / Radio     Core Network   
*(at least one should be marked with an X)*

**Source:**    Philips    **Date:**    2000-09-15

**Subject:**    Clarification of descriptions of power control preambles

**Work item:**    \_\_\_\_\_

<b>Category:</b>	F Correction <input checked="" type="checkbox"/>	<b>Release:</b>	Phase 2 <input type="checkbox"/>
<i>(only one category shall be marked with an X)</i>	A Corresponds to a correction in an earlier release <input type="checkbox"/>		Release 96 <input type="checkbox"/>
	B Addition of feature <input type="checkbox"/>		Release 97 <input type="checkbox"/>
	C Functional modification of feature <input type="checkbox"/>		Release 98 <input type="checkbox"/>
	D Editorial modification <input type="checkbox"/>		Release 99 <input checked="" type="checkbox"/>
			Release 00 <input type="checkbox"/>

**Reason for change:**    It was suggested that the current descriptions are unclear.

**Clauses affected:**    5.1.2.4, 5.1.3.3

<b>Other specs affected:</b>	Other 3G core specifications <input checked="" type="checkbox"/>	?	List of CRs: CR25211-080
	Other GSM core specifications <input type="checkbox"/>	?	List of CRs: _____
	MS test specifications <input type="checkbox"/>	?	List of CRs: _____
	BSS test specifications <input type="checkbox"/>	?	List of CRs: _____
	O&M specifications <input type="checkbox"/>	?	List of CRs: _____

**Other comments:**    \_\_\_\_\_



<----- double-click here for help and instructions on how to create a CR.

### 5.1.2.4 Transmit power control in DPCCH power control preamble

~~An UL DPCCH power control preamble is a period of UL DPCCH transmission prior to the start of the uplink DPDCH. A power control preamble may be used for initialisation of a DCH. Both the UL and DL DPCCHs shall also be transmitted during the an uplink power control preamble. The UL DPDCH shall not commence before the end of the power control preamble.~~

The length of the power control preamble is a UE-specific parameter signalled by the network, and can take the values 0 slots or 15 slots. The UL DPDCH shall not commence before the end of the power control preamble.

~~If the length of the power control preamble is greater than zero, the details of power control used during the power control preamble differ from the ordinary power control which is used afterwards.~~ After the first slot of the power control preamble the change in uplink DPCCH transmit power shall initially be given by:

$$?_{DPCCH} = ?_{TPC\_init} ?_{TPC\_cmd}$$

~~For PCA equal to 1 and 2, the value of  $?_{TPC\_init}$  is set to  $?_{TPC}$ .~~

Initially,  $?_{TPC\_cmd}$  is derived according to algorithm 1 as described in sub clause 5.1.2.2.1, regardless of the value of PCA.

Ordinary power control (see subclause 5.1.2.2), with the power control algorithm determined by the value of PCA and step size  $?_{TPC}$ , shall be used as soon as the sign of  $?_{TPC\_cmd}$  reverses for the first time, or at the end of the power control preamble if the power control preamble ends first.

### 5.1.2.5 Setting of the uplink DPCCH/DPDCH power difference

#### 5.1.2.5.1 General

The uplink DPCCH and DPDCH(s) are transmitted on different codes as defined in subclause 4.2.1 of [3]. The gain factors  $?_c$  and  $?_d$  may vary for each TFC. There are two ways of controlling the gain factors of the DPCCH code and the DPDCH codes for different TFCs in normal (non-compressed) frames:

??  $?_c$  and  $?_d$  are signalled for the TFC, or

??  $?_c$  and  $?_d$  is computed for the TFC, based on the signalled settings for a reference TFC.

Combinations of the two above methods may be used to associate  $?_c$  and  $?_d$  values to all TFCs in the TFCS. The two methods are described in subclauses 5.1.2.5.2 and 5.1.2.5.3 respectively. Several reference TFCs may be signalled from higher layers.

The gain factors may vary on radio frame basis depending on the current TFC used. Further, the setting of gain factors is independent of the inner loop power control.

After applying the gain factors, the UE shall scale the total transmit power of the DPCCH and DPDCH(s), such that the DPCCH output power follows the changes required by the power control procedure with power adjustments of  $?_{DPCCH}$  dB, subject to the provisions of sub-clause 5.1.2.6.

The gain factors during compressed frames are based on the nominal power relation defined in normal frames, as specified in subclause 5.1.2.5.4.

#### 5.1.2.5.2 Signalled gain factors

When the gain factors  $?_c$  and  $?_d$  are signalled by higher layers for a certain TFC, the signalled values are used directly for weighting of DPCCH and DPDCH(s). The variable  $A_j$ , called the nominal power relation is then computed as:

$$A_j = \frac{?_d}{?_c}$$

## 5.1.3 PCPCH

### 5.1.3.1 General

The power control during the CPCH access procedure is described in clause 6.2. The inner loop power control for the PCPCH is described in the following sub-clauses.

### 5.1.3.2 Power control in the message part

The uplink transmit power control procedure simultaneously controls the power of a PCPCH control part and its corresponding PCPCH data part. The relative transmit power offset between the PCPCH control part and the PCPCH data part is determined by the network and is computed according to sub-clause 5.1.2.5 using the gain factors signalled to the UE using higher-layer signalling, with the difference that:

- $\alpha_c$  is the gain factor for the PCPCH control part (similar to DPCCH);
- $\alpha_d$  is the gain factor for the PCPCH data part (similar to DPDCH).

The gain factors are applied as shown in sub clause 4.2.3.2 of 25.213.

The operation of the inner power control loop adjusts the power of the PCPCH control part and PCPCH data part by the same amount, provided there are no changes in gain factors.

Any change in the uplink PCPCH control part transmit power shall take place immediately before the start of the pilot field on the control part of the message part. The change in PCPCH control part power with respect to its value in the previous slot is derived by the UE and is denoted by  $\Delta_{\text{PCPCH-CP}}$  (in dB).

During the operation of the uplink power control procedure the UE transmit power shall not exceed a maximum allowed value which is the lower out of the maximum output power of the terminal power class and a value which may be set by higher layer signalling.

Uplink power control shall be performed while the UE transmit power is below the maximum allowed output power.

The provisions for power control at the maximum allowed value and below the required minimum output power (as defined in [7]) are described in sub-clause 5.1.2.6.

The uplink inner-loop power control adjusts the UE transmit power in order to keep the received uplink signal-to-interference ratio (SIR) at a given SIR target,  $\text{SIR}_{\text{target}}$ , which is set by the higher layer outer loop.

The network should estimate the signal-to-interference ratio  $\text{SIR}_{\text{est}}$  of the received PCPCH. The network should then generate TPC commands and transmit the commands once per slot according to the following rule: if  $\text{SIR}_{\text{est}} > \text{SIR}_{\text{target}}$  then the TPC command to transmit is "0", while if  $\text{SIR}_{\text{est}} < \text{SIR}_{\text{target}}$  then the TPC command to transmit is "1".

The UE derives a TPC command,  $\text{TPC\_cmd}$ , for each slot. Two algorithms shall be supported by the UE for deriving a  $\text{TPC\_cmd}$ . Which of these two algorithms is used is determined by a higher-layer parameter, "PowerControlAlgorithm", and is under the control of the UTRAN. If "PowerControlAlgorithm" indicates "algorithm1", then the layer 1 parameter PCA shall take the value 1 and if "PowerControlAlgorithm" indicates "algorithm2" then PCA shall take the value 2.

If PCA has the value 1, Algorithm 1, described in subclause 5.1.2.2.2, shall be used for processing TPC commands.

If PCA has the value 2, Algorithm 2, described in subclause 5.1.2.2.3, shall be used for processing TPC commands.

The step size  $\Delta_{\text{TPC}}$  is a layer 1 parameter which is derived from the higher-layer parameter "TPC-StepSize" which is under the control of the UTRAN. If "TPC-StepSize" has the value "dB1", then the layer 1 parameter  $\Delta_{\text{TPC}}$  shall take the value 1 dB and if "TPC-StepSize" has the value "dB2", then  $\Delta_{\text{TPC}}$  shall take the value 2 dB.

After deriving the TPC command  $\text{TPC\_cmd}$  using one of the two supported algorithms, the UE shall adjust the transmit power of the uplink PCPCH control part with a step of  $\Delta_{\text{PCPCH-CP}}$  (in dB) which is given by:

$$\Delta_{\text{PCPCH-CP}} = \Delta_{\text{TPC}} \cdot \text{TPC\_cmd}$$

### 5.1.3.3 Power control in the power control preamble

A **PCPCH** power control preamble ~~may be used for initialisation of a PCPCH~~ **is a period when** both the UL PCPCH control part and the associated DL DPCCH ~~shall be~~ transmitted **during the uplink power control preamble prior to the start of the uplink PCPCH data part**. ~~The uplink PCPCH data part shall not commence before the end of the power control preamble.~~

The length of the power control preamble is a higher layer parameter,  $L_{pc-preamble}$  (see section 6.2), and can take the value 0 slots or 8 slots. **The uplink PCPCH data part shall not commence before the end of the power control preamble.**

If  $L_{pc-preamble} > 0$ , the details of power control used during the power control preamble differ from the ordinary power control which is used afterwards. After the first slot of the power control preamble the change in uplink PCPCH control part transmit power shall initially be given by:

$$\Delta_{PCPCH-CP} = \Delta_{TPC-init} \Delta_{TPC\_cmd}$$

If the value of PCA is 1 then  $\Delta_{TPC-init}$  is equal to the minimum value out of 3 dB and  $2\Delta_{TPC}$ .

If the value of PCA is 2 then  $\Delta_{TPC-init}$  is equal to 2dB.

$\Delta_{TPC\_cmd}$  is derived according to algorithm 1 as described in sub clause 5.1.2.2.2, regardless of the value of PCA.

Power control as defined for the message part (see sub-clause 5.1.3.2), with the power control algorithm determined by the value of PCA and step size  $\Delta_{TPC}$ , shall be used as soon as the sign of  $\Delta_{TPC\_cmd}$  reverses for the first time, or at the end of the power control preamble if the power control preamble ends first.

## 5.2 Downlink power control

The transmit power of the downlink channels is determined by the network. In general the ratio of the transmit power between different downlink channels is not specified and may change with time. However, regulations exist as described in the following subclauses.

Higher layer power settings shall be interpreted as setting of the total power, i.e. the sum of the power from the two antennas in case of transmit diversity.

### 5.2.1 DPCCH/DPDCH

#### 5.2.1.1 General

The downlink transmit power control procedure controls simultaneously the power of a DPCCH and its corresponding DPDCHs. The power control loop adjusts the power of the DPCCH and DPDCHs with the same amount, i.e. the relative power difference between the DPCCH and DPDCHs is not changed.

The relative transmit power offset between DPCCH fields and DPDCHs is determined by the network. The TFCI, TPC and pilot fields of the DPCCH are offset relative to the DPDCHs power by PO1, PO2 and PO3 dB respectively. The power offsets may vary in time. The method for controlling the power offsets within UTRAN is specified in [6]

The power of CCC field in DL DPCCH for CPCH is the same as the power of the pilot field.

#### 5.2.1.2 Ordinary transmit power control

##### 5.2.1.2.1 UE behaviour

The UE shall generate TPC commands to control the network transmit power and send them in the TPC field of the uplink DPCCH. An example on how to derive the TPC commands is given in Annex B.2.

The UE shall check the downlink power control mode (DPC\_MODE) before generating the TPC command:

- if DPC\_MODE = 0 : the UE sends a unique TPC command in each slot and the TPC command generated is transmitted in the first available TPC field in the uplink DPCCH;



### 5.2.1 Dedicated uplink physical channels


There are two types of uplink dedicated physical channels, the uplink Dedicated Physical Data Channel (uplink DPDCH) and the uplink Dedicated Physical Control Channel (uplink DPCCH).

The DPDCH and the DPCCH are I/Q code multiplexed within each radio frame (see [4]).

The uplink DPDCH is used to carry the DCH transport channel. There may be zero, one, or several uplink DPDCHs on each radio link.

The uplink DPCCH is used to carry control information generated at Layer 1. The Layer 1 control information consists of known pilot bits to support channel estimation for coherent detection, transmit power-control (TPC) commands, feedback information (FBI), and an optional transport-format combination indicator (TFCI). The transport-format combination indicator informs the receiver about the instantaneous transport format combination of the transport channels mapped to the simultaneously transmitted uplink DPDCH radio frame. There is one and only one uplink DPCCH on each radio link.

Figure 1 shows the frame structure of the uplink dedicated physical channels. Each radio frame of length 10 ms is split into 15 slots, each of length  $T_{slot} = 2560$  chips, corresponding to one power-control period.




**Figure 1: Frame structure for uplink DPDCH/DPCCH**

The parameter  $k$  in figure 1 determines the number of bits per uplink DPDCH slot. It is related to the spreading factor SF of the DPDCH as  $SF = 256/2^k$ . The DPDCH spreading factor may range from 256 down to 4. The spreading factor of the uplink DPCCH is always equal to 256, i.e. there are 10 bits per uplink DPCCH slot.

The exact number of bits of the uplink DPDCH and the different uplink DPCCH fields ( $N_{pilot}$ ,  $N_{TFCI}$ ,  $N_{FBI}$ , and  $N_{TPC}$ ) is given by table 1 and table 2. What slot format to use is configured by higher layers and can also be reconfigured by higher layers.

The channel bit and symbol rates given in table 1 and table 2 are the rates immediately before spreading. The pilot patterns are given in table 3 and table 4, the TPC bit pattern is given in table 5.

The FBI bits are used to support techniques requiring feedback from the UE to the UTRAN Access Point, including closed loop mode transmit diversity and site selection diversity transmission (SSDT). The structure of the FBI field is shown in figure 2 and described below.



**Figure 2: Details of FBI field**

The S field is used for SSST signalling, while the D field is used for closed loop mode transmit diversity signalling. The S field consists of 0, 1 or 2 bits. The D field consists of 0 or 1 bit. The total FBI field size  $N_{\text{FBI}}$  is given by table 2. If total FBI field is not filled with S field or D field, FBI field shall be filled with "1". When  $N_{\text{FBI}}$  is 2bits, S field is 0bit and D field is 1bit, left side field shall be filled with "1" and right side field shall be D field. Simultaneous use of SSST power control and closed loop mode transmit diversity requires that the S field consists of 1 bit. The use of the FBI fields is described in detail in [5].

Table 1: DPDCH fields

Slot Format #i	Channel Bit Rate (kbps)	Channel Symbol Rate (ksps)	SF	Bits/Frame	Bits/Slot	$N_{\text{data}}$
0	15	15	256	150	10	10
1	30	30	128	300	20	20
2	60	60	64	600	40	40
3	120	120	32	1200	80	80
4	240	240	16	2400	160	160
5	480	480	8	4800	320	320
6	960	960	4	9600	640	640

There are two types of uplink dedicated physical channels; those that include TFCI (e.g. for several simultaneous services) and those that do not include TFCI (e.g. for fixed-rate services). These types are reflected by the duplicated rows of table 2. It is the UTRAN that determines if a TFCI should be transmitted and it is mandatory for all UEs to support the use of TFCI in the uplink. The mapping of TFCI bits onto slots is described in [3].

In compressed mode, DPCCH slot formats with TFCI fields are changed. There are two possible compressed slot formats for each normal slot format. They are labelled A and B and the selection between them is dependent on the number of slots that are transmitted in each frame in compressed mode.

Table 2: DPCCH fields

Slot Form at #i	Channel Bit Rate (kbps)	Channel Symbol Rate (ksps)	SF	Bits/Frame	Bits/Slot	$N_{\text{pilot}}$	$N_{\text{TPC}}$	$N_{\text{TFCI}}$	$N_{\text{FBI}}$	Transmitted slots per radio frame
0	15	15	256	150	10	6	2	2	0	15
0A	15	15	256	150	10	5	2	3	0	10-14
0B	15	15	256	150	10	4	2	4	0	8-9
1	15	15	256	150	10	8	2	0	0	8-15
2	15	15	256	150	10	5	2	2	1	15
2A	15	15	256	150	10	4	2	3	1	10-14
2B	15	15	256	150	10	3	2	4	1	8-9
3	15	15	256	150	10	7	2	0	1	8-15
4	15	15	256	150	10	6	2	0	2	8-15
5	15	15	256	150	10	5	1	2	2	15
5A	15	15	256	150	10	4	1	3	2	10-14
5B	15	15	256	150	10	3	1	4	2	8-9

The pilot bit patterns are described in table 3 and table 4. The shadowed column part of pilot bit pattern is defined as FSW and FSWs can be used to confirm frame synchronization. (The value of the pilot bit pattern other than FSWs shall be "1".)



Table 3: Pilot bit patterns for uplink DPCCH with  $N_{\text{pilot}} = 3, 4, 5$  and 6

Bit #	$N_{\text{pilot}} = 3$			$N_{\text{pilot}} = 4$				$N_{\text{pilot}} = 5$					$N_{\text{pilot}} = 6$					
	0	1	2	0	1	2	3	0	1	2	3	4	0	1	2	3	4	5
Slot #0	1	1	1	1	1	1	1	1	1	1	1	0	1	1	1	1	1	0
1	0	0	1	1	0	0	1	0	0	1	1	0	1	0	0	1	1	0
2	0	1	1	1	0	1	1	0	1	1	0	1	1	0	1	1	0	1
3	0	0	1	1	0	0	1	0	0	1	0	0	1	0	0	1	0	0
4	1	0	1	1	1	0	1	1	0	1	0	1	1	1	0	1	0	1
5	1	1	1	1	1	1	1	1	1	1	1	0	1	1	1	1	1	0
6	1	1	1	1	1	1	1	1	1	1	0	0	1	1	1	1	0	0
7	1	0	1	1	1	0	1	1	0	1	0	0	1	1	0	1	0	0
8	0	1	1	1	0	1	1	0	1	1	1	0	1	0	1	1	1	0
9	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
10	0	1	1	1	0	1	1	0	1	1	0	1	1	0	1	1	0	1
11	1	0	1	1	1	0	1	1	0	1	1	1	1	1	0	1	1	1
12	1	0	1	1	1	0	1	1	0	1	0	0	1	1	0	1	0	0
13	0	0	1	1	0	0	1	0	0	1	1	1	1	0	0	1	1	1
14	0	0	1	1	0	0	1	0	0	1	1	1	1	0	0	1	1	1

Table 4: Pilot bit patterns for uplink DPCCH with  $N_{\text{pilot}} = 7$  and 8

Bit #	$N_{\text{pilot}} = 7$							$N_{\text{pilot}} = 8$							
	0	1	2	3	4	5	6	0	1	2	3	4	5	6	7
Slot #0	1	1	1	1	1	0	1	1	1	1	1	1	1	1	0
1	1	0	0	1	1	0	1	1	0	1	0	1	1	1	0
2	1	0	1	1	0	1	1	1	0	1	1	1	0	1	1
3	1	0	0	1	0	0	1	1	0	1	0	1	0	1	0
4	1	1	0	1	0	1	1	1	1	1	0	1	0	1	1
5	1	1	1	1	1	0	1	1	1	1	1	1	1	1	0
6	1	1	1	1	0	0	1	1	1	1	1	1	0	1	0
7	1	1	0	1	0	0	1	1	1	1	0	1	0	1	0
8	1	0	1	1	1	0	1	1	0	1	1	1	1	1	0
9	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
10	1	0	1	1	0	1	1	1	0	1	1	1	0	1	1
11	1	1	0	1	1	1	1	1	1	1	0	1	1	1	1
12	1	1	0	1	0	0	1	1	1	1	0	1	0	1	0
13	1	0	0	1	1	1	1	1	0	1	0	1	1	1	1
14	1	0	0	1	1	1	1	1	0	1	0	1	1	1	1

The relationship between the TPC bit pattern and transmitter power control command is presented in table 5.

Table 5: TPC Bit Pattern

TPC Bit Pattern		Transmitter power control command
$N_{\text{TPC}} = 1$	$N_{\text{TPC}} = 2$	
1	11	1
0	00	0

Multi-code operation is possible for the uplink dedicated physical channels. When multi-code transmission is used, several parallel DPDCH are transmitted using different channelization codes, see [4]. However, there is only one DPCCH per radio link.


An uplink DPCCH power control preamble may be used for initialisation of a DCH. ~~Both the UL and DL DPCCHs shall be transmitted during the power control preamble.~~ The length of the power control preamble is a UE-specific higher layer parameter,  $N_{\text{pcp}}$  (see [5], section 5.1.2.4), signalled by the network. The UL DPCCH shall take the same slot format in the power control preamble as afterwards, as given in table 2. When  $N_{\text{pcp}} > 0$  the pilot patterns from slot  $\#(15 - N_{\text{pcp}})$  to slot #14 of table 3 and table 4 shall be used. The timing of the power control preamble is described in [5], subclause 4.3.2.2. The TFCI field is filled with "1" bits.

### 5.3.2 Dedicated downlink physical channels

There is only one type of downlink dedicated physical channel, the Downlink Dedicated Physical Channel (downlink DPCH).

Within one downlink DPCH, dedicated data generated at Layer 2 and above, i.e. the dedicated transport channel (DCH), is transmitted in time-multiplex with control information generated at Layer 1 (known pilot bits, TPC commands, and an optional TFCI). The downlink DPCH can thus be seen as a time multiplex of a downlink DPDCH and a downlink DPCCH, compare subclause 5.2.1.

Figure 9 shows the frame structure of the downlink DPCH. Each frame of length 10 ms is split into 15 slots, each of length  $T_{\text{slot}} = 2560$  chips, corresponding to one power-control period.



**Figure 9: Frame structure for downlink DPCH**

The parameter  $k$  in figure 9 determines the total number of bits per downlink DPCH slot. It is related to the spreading factor  $SF$  of the physical channel as  $SF = 512/2^k$ . The spreading factor may thus range from 512 down to 4.

The exact number of bits of the different downlink DPCH fields ( $N_{\text{pilot}}$ ,  $N_{\text{TPC}}$ ,  $N_{\text{TFCI}}$ ,  $N_{\text{data1}}$  and  $N_{\text{data2}}$ ) is given in table 11. What slot format to use is configured by higher layers and can also be reconfigured by higher layers.

There are basically two types of downlink Dedicated Physical Channels; those that include TFCI (e.g. for several simultaneous services) and those that do not include TFCI (e.g. for fixed-rate services). These types are reflected by the duplicated rows of table 11. It is the UTRAN that determines if a TFCI should be transmitted and it is mandatory for all UEs to support the use of TFCI in the downlink. The mapping of TFCI bits onto slots is described in [3].

In compressed mode, a different slot format is used compared to normal mode. There are two possible compressed slot formats that are labelled A and B. Format B is used for compressed mode by spreading factor reduction and format A is used for all other transmission time reduction methods. The channel bit and symbol rates given in table 11 are the rates immediately before spreading.

Table 11: DPDCH and DPCCH fields

Slot Format #i	Channel Bit Rate (kbps)	Channel Symbol Rate (ksps)	SF	Bits/Slot	DPDCH Bits/Slot		DPCCH Bits/Slot			Transmitted slots per radio frame N <sub>Tr</sub>
					N <sub>Data1</sub>	N <sub>Data2</sub>	N <sub>TPC</sub>	N <sub>TFCI</sub>	N <sub>Pilot</sub>	
0	15	7.5	512	10	0	4	2	0	4	15
0A	15	7.5	512	10	0	4	2	0	4	8-14
0B	30	15	256	20	0	8	4	0	8	8-14
1	15	7.5	512	10	0	2	2	2	4	15
1B	30	15	256	20	0	4	4	4	8	8-14
2	30	15	256	20	2	14	2	0	2	15
2A	30	15	256	20	2	14	2	0	2	8-14
2B	60	30	128	40	4	28	4	0	4	8-14
3	30	15	256	20	2	12	2	2	2	15
3A	30	15	256	20	2	10	2	4	2	8-14
3B	60	30	128	40	4	24	4	4	4	8-14
4	30	15	256	20	2	12	2	0	4	15
4A	30	15	256	20	2	12	2	0	4	8-14
4B	60	30	128	40	4	24	4	0	8	8-14
5	30	15	256	20	2	10	2	2	4	15
5A	30	15	256	20	2	8	2	4	4	8-14
5B	60	30	128	40	4	20	4	4	8	8-14
6	30	15	256	20	2	8	2	0	8	15
6A	30	15	256	20	2	8	2	0	8	8-14
6B	60	30	128	40	4	16	4	0	16	8-14
7	30	15	256	20	2	6	2	2	8	15
7A	30	15	256	20	2	4	2	4	8	8-14
7B	60	30	128	40	4	12	4	4	16	8-14
8	60	30	128	40	6	28	2	0	4	15
8A	60	30	128	40	6	28	2	0	4	8-14
8B	120	60	64	80	12	56	4	0	8	8-14
9	60	30	128	40	6	26	2	2	4	15
9A	60	30	128	40	6	24	2	4	4	8-14
9B	120	60	64	80	12	52	4	4	8	8-14
10	60	30	128	40	6	24	2	0	8	15
10A	60	30	128	40	6	24	2	0	8	8-14
10B	120	60	64	80	12	48	4	0	16	8-14
11	60	30	128	40	6	22	2	2	8	15
11A	60	30	128	40	6	20	2	4	8	8-14
11B	120	60	64	80	12	44	4	4	16	8-14
12	120	60	64	80	12	48	4	8*	8	15
12A	120	60	64	80	12	40	4	16*	8	8-14
12B	240	120	32	160	24	96	8	16*	16	8-14
13	240	120	32	160	28	112	4	8*	8	15
13A	240	120	32	160	28	104	4	16*	8	8-14
13B	480	240	16	320	56	224	8	16*	16	8-14
14	480	240	16	320	56	232	8	8*	16	15
14A	480	240	16	320	56	224	8	16*	16	8-14
14B	960	480	8	640	112	464	16	16*	32	8-14
15	960	480	8	640	120	488	8	8*	16	15
15A	960	480	8	640	120	480	8	16*	16	8-14
15B	1920	960	4	1280	240	976	16	16*	32	8-14
16	1920	960	4	1280	248	1000	8	8*	16	15
16A	1920	960	4	1280	248	992	8	16*	16	8-14

\* If TFCI bits are not used, then DTX shall be used in TFCI field.

NOTE1: Compressed mode is only supported through spreading factor reduction for SF=512 with TFCI.

NOTE2: Compressed mode by spreading factor reduction is not supported for SF=4.

The pilot bit patterns are described in table 12. The shadowed column part of pilot bit pattern is defined as FSW and FSWs can be used to confirm frame synchronization. (The value of the pilot bit pattern other than FSWs shall be "11".) In table 12, the transmission order is from left to right.

In downlink compressed mode through spreading factor reduction, the number of bits in the TPC and Pilot fields are doubled. Symbol repetition is used to fill up the fields. Denote the bits in one of these fields in normal mode by  $x_1, x_2, x_3, \dots, x_X$ . In compressed mode the following bit sequence is sent in corresponding field:  $x_1, x_2, x_1, x_2, x_3, x_4, x_3, x_4, \dots, x_X$ .

**Table 12: Pilot bit patterns for downlink DPCCH with  $N_{\text{pilot}} = 2, 4, 8$  and 16**

Symbol #	$N_{\text{pilot}} = 2$	$N_{\text{pilot}} = 4$ (*1)		$N_{\text{pilot}} = 8$ (*2)				$N_{\text{pilot}} = 16$ (*3)							
	0	0	1	0	1	2	3	0	1	2	3	4	5	6	7
Slot #0	11	11	11	11	11	11	10	11	11	11	10	11	11	11	10
1	00	11	00	11	00	11	10	11	00	11	10	11	11	11	00
2	01	11	01	11	01	11	01	11	01	11	01	11	10	11	00
3	00	11	00	11	00	11	00	11	00	11	00	11	01	11	10
4	10	11	10	11	10	11	01	11	10	11	01	11	11	11	11
5	11	11	11	11	11	11	10	11	11	11	10	11	01	11	01
6	11	11	11	11	11	11	00	11	11	11	00	11	10	11	11
7	10	11	10	11	10	11	00	11	10	11	00	11	10	11	00
8	01	11	01	11	01	11	10	11	01	11	10	11	00	11	11
9	11	11	11	11	11	11	11	11	11	11	11	11	00	11	11
10	01	11	01	11	01	11	01	11	01	11	01	11	11	11	10
11	10	11	10	11	10	11	11	11	10	11	11	11	00	11	10
12	10	11	10	11	10	11	00	11	10	11	00	11	01	11	01
13	00	11	00	11	00	11	11	11	00	11	11	11	00	11	00
14	00	11	00	11	00	11	11	11	00	11	11	11	10	11	01

NOTE \*1: This pattern is used except slot formats 2B and 3B.

NOTE \*2: This pattern is used except slot formats 0B, 1B, 4B, 5B, 8B, and 9B.

NOTE \*3: This pattern is used except slot formats 6B, 7B, 10B, 11B, 12B, and 13B.

NOTE: For slot format  $nB$  where  $n = 0, \dots, 15$ , the pilot bit pattern corresponding to  $N_{\text{pilot}}/2$  is to be used and symbol repetition shall be applied.


The relationship between the TPC symbol and the transmitter power control command is presented in table 13.

**Table 13: TPC Bit Pattern**

TPC Bit Pattern			Transmitter power control command
$N_{\text{TPC}} = 2$	$N_{\text{TPC}} = 4$	$N_{\text{TPC}} = 8$	
11	1111	11111111	1
00	0000	00000000	0

Multicode transmission may be employed in the downlink, i.e. the CCTrCH (see [3]) is mapped onto several parallel downlink DPCHs using the same spreading factor. In this case, the Layer 1 control information is transmitted only on the first downlink DPCH. DTX bits are transmitted during the corresponding time period for the additional downlink DPCHs, see figure 10.

In case there are several CCTrCHs mapped to different DPCHs transmitted to the same UE different spreading factors can be used on DPCHs to which different CCTrCHs are mapped. Also in this case, Layer 1 control information is only transmitted on the first DPCH while DTX bits are transmitted during the corresponding time period for the additional DPCHs.



**Figure 10: Downlink slot format in case of multi-code transmission**

~~A power control preamble may be used for initialisation of a DCH. The DL DPCH shall take the same slot format in the power control preamble as afterwards, as given in Table 11, with the restriction that DTX shall be used in the DL DPCH fields in the power control preamble. The length of the power control preamble is a UE specific higher layer parameter,  $N_{\text{pwp}}$  (see [5], section 5.1.2.4), signalled by the network. When  $N_{\text{pwp}} > 0$ , the pilot patterns from slot #(15 -  $N_{\text{pwp}}$ ) to slot #14 of table 12 shall be used. The TFCI field is filled with "1" bits.~~

### 5.3.2.1 STTD for DPCH

The pilot bit pattern for the DPCH channel transmitted on antenna 2 is given in table 14.

- For  $N_{\text{pilot}} = 8, 16$  the shadowed part indicates pilot bits that are obtained by STTD encoding the corresponding (shadowed) bits in Table 12. The non-shadowed pilot bit pattern is orthogonal to the corresponding (non-shadowed) pilot bit pattern in table 12.
- For  $N_{\text{pilot}} = 4$ , the diversity antenna pilot bit pattern is obtained by STTD encoding both the shadowed and non-shadowed pilot bits in table 12.
- For  $N_{\text{pilot}} = 2$ , the diversity antenna pilot pattern is obtained by STTD encoding the two pilot bits in table 12 with the last two bits (data or DTX) of the second data field (data2) of the slot. Thus for  $N_{\text{pilot}} = 2$  case, the last two bits of the second data field (data 2) after STTD encoding, follow the diversity antenna pilot bits in Table 14.

STTD encoding for the DPDCH, TPC, and TFCI fields is done as described in subclause 5.3.1.1.1. For the SF=512 DPCH, the first two bits in each slot, i.e. TPC bits, are not STTD encoded and the same bits are transmitted with equal power from the two antennas. The remaining four bits are STTD encoded.

For compressed mode through spreading factor reduction and for  $N_{\text{pilot}} > 4$ , symbol repetition shall be applied to the pilot bit patterns of table 14, in the same manner as described in 5.3.2. For slot formats 2B and 3B, i.e. compressed mode through spreading factor reduction and  $N_{\text{pilot}} = 4$ , the pilot bits transmitted on antenna 2 are STTD encoded, and thus the pilot bit pattern is as shown in the most right set of table 14.