

TSG-RAN Working Group 1 meeting #14
Oulu, Finland
July 4th – 7th, 2000

TSGR1#14(00)0924

Agenda item:

Source: Samsung

Title: Editorial correction of 25.211 about the name of CD/CA-ICH

Document for: Discussion and approval

Background

The name of the CD-ICH is changed to the CD/CA-ICH. The section 7.4 of 25.211 still contains the name of CD-ICH. So, we propose to change the name of CD-ICH to CD/CA-ICH.

Contact persons

Hokyu Choi, hkchoi@samsung.co.kr

Hyeonwoo Lee, woojaa@samsung.co.kr

CHANGE REQUEST

Please see embedded help file at the bottom of this page for instructions on how to fill in this form correctly.

25.211 CR 068

Current Version: **3.3.0**

GSM (AA.BB) or 3G (AA.BBB) specification number ↑

↑ CR number as allocated by MCC support team

For submission to: **RAN#9**
list expected approval meeting # here
↑

for approval
for information

strategic
non-strategic (for SMG use only)

Form: CR cover sheet, version 2 for 3GPP and SMG The latest version of this form is available from: <ftp://ftp.3gpp.org/Information/CR-Form-v2.doc>

Proposed change affects: (U)SIM ME UTRAN / Radio Core Network
(at least one should be marked with an X)

Source: Samsung **Date:** 07/07/2000

Subject: Editorial modification of the 25.211 about the CD/CA-ICH

Work item:

Category: F Correction **Release:** Phase 2
(only one category shall be marked with an X) A Corresponds to a correction in an earlier release Release 96
B Addition of feature Release 97
C Functional modification of feature Release 98
D Editorial modification Release 99
Release 00

Reason for change: The name of the CD-ICH is changed to CD/CA-ICH.

Clauses affected: 7.4

Other specs affected: Other 3G core specifications → List of CRs:
Other GSM core specifications → List of CRs:
MS test specifications → List of CRs:
BSS test specifications → List of CRs:
O&M specifications → List of CRs:

Other comments:



help.doc

<----- double-click here for help and instructions on how to create a CR.

$$\tau_{p-a} = 12800 \text{ chips}$$

$$\tau_{p-m} = 20480 \text{ chips (4 access slots)}$$

The parameter AICH_Transmission_Timing is signalled by higher layers.

7.4 PCPCH/AICH timing relation

The uplink PCPCH is divided into uplink access slots, each access slot is of length 5120 chips. Uplink access slot number n is transmitted from the UE τ_{p-a1} chips prior to the reception of downlink access slot number n , $n=0, 1, \dots, 14$.

The timing relationship between preambles, AICH, and the message is the same as PRACH/AICH. Note that the collision resolution preambles follow the access preambles in PCPCH/AICH. However, the timing relationships between CD-Preamble and ~~CD-ICH~~ CD/CA-ICH is identical to RACH Preamble and AICH. The timing relationship between ~~CD-ICH~~ CD/CA-ICH and the Power Control Preamble in CPCH is identical to AICH to message in RACH. The T_{cpch} timing parameter is identical to the PRACH/AICH transmission timing parameter. When T_{cpch} is set to zero or one, the following PCPCH/AICH timing values apply.

Note that a1 corresponds to AP-AICH and a2 corresponds to ~~CD-ICH~~CD/CA-ICH.

τ_{p-p} = Time to next available access slot, between Access Preambles.

$$\text{Minimum time} = 15360 \text{ chips} + 5120 \text{ chips} \times T_{cpch}$$

$$\text{Maximum time} = 5120 \text{ chips} \times 12 = 61440 \text{ chips}$$

Actual time is time to next slot (which meets minimum time criterion) in allocated access slot subchannel group.

τ_{p-a1} = Time between Access Preamble and AP-AICH has two alternative values: 7680 chips or 12800 chips, depending on T_{cpch}

τ_{a1-cdp} = Time between receipt of AP-AICH and transmission of the CD Preamble τ_{a1-cdp} has a minimum value of $\tau_{a1-cdp, \min} = 7680$ chips.

τ_{p-cdp} = Time between the last AP and CD Preamble. τ_{p-cdp} has a minimum value of $\tau_{p-cdp, \min}$ which is either 3 or 4 access slots, depending on T_{cpch}

τ_{cdp-a2} = Time between the CD Preamble and the ~~CD-ICH~~CD/CA-ICH has two alternative values: 7680 chips or 12800 chips, depending on T_{cpch}

$\tau_{cdp-pcp}$ = Time between CD Preamble and the start of the Power Control Preamble is either 3 or 4 access slots, depending on T_{cpch} .

The message transmission shall start 0 or 8 slots after the start of the power control preamble depending on the length of the power control preamble.

Figure 31 illustrates the PCPCH/AICH timing relationship when T_{cpch} is set to 0 and all access slot subchannels are available for PCPCH.




Figure 31: Timing of PCPCH and AICH transmission as seen by the UE, with $T_{cpch}=0$




Figure 31: Timing of PCPCH and AICH transmission as seen by the UE, with $T_{cpch}=0$

7.5 DPCH/PDSCH timing

The relative timing between a DPCH frame and the associated PDSCH frame is shown in figure 32.




Figure 32: Timing relation between DPCH frame and associated PDSCH frame

The start of a DPCH frame is denoted T_{DPCH} and the start of the associated PDSCH frame is denoted T_{PDSCH} . Any DPCH frame is associated to one PDSCH frame through the relation $46080 \text{ chips} \leq T_{\text{PDSCH}} - T_{\text{DPCH}} < 84480 \text{ chips}$, i.e. the associated PDSCH frame starts anywhere between three slot after the end of the DPCH frame up to 18 slots behind the end of the DPCH frame.

7.6 DPCCH/DPDCH timing relations

7.6.1 Uplink

In uplink the DPCCH and all the DPDCHs transmitted from one UE have the same frame timing.

7.6.2 Downlink

In downlink, the DPCCH and all the DPDCHs carrying CCTrCHs of dedicated type to one UE have the same frame timing.

7.6.3 Uplink/downlink timing at UE

At the UE, the uplink DPCCH/DPDCH frame transmission takes place approximately T_0 chips after the reception of the first significant path of the corresponding downlink DPCCH/DPDCH frame. T_0 is a constant defined to be 1024 chips. More information about the uplink/downlink timing relation and meaning of T_0 can be found in [5].