3GPP TSG-RAN WG2 Meeting #118 Electronic R2-220xxxx

Online Meeting, May 9th – 20th 2022

**Agenda item: 6.11.1**

**Source: CATT**

**Title:**  **[AT118-e][626][POS] LS on TEG framework (CATT)**

**WID/SID: NR\_pos\_enh-Core**

**Document for: Discussion and Agreement**

# 1 Introduction

This document is to kick off the following email discussion:

* [AT118-e][626][POS] LS on TEG framework (CATT)

Scope: Handle the LS in R2-2204478, determine a way forward, and draft a reply.

Intended outcome: Approved LS (without CB if possible)

Deadline: Friday 2022-05-13 1800 UTC

This email discussion will determine a way forward on the LS in R2-2204478, and discuss the possible content for the Reply LS.

# 2 Contact Information

Respondents to the email discussion are kindly asked to fill in the following table.

|  |  |
| --- | --- |
| Company | Contact: Name (E-mail) |
| Intel | Yi.guo@intel.com |
| Huawei, HiSilicon | yinghaoguo@huawei.com |
| ZTE | pan.yu24@zte.com.cn |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

# 3 References

1. R2-2204139 LS on the UE/TRP TEG framework LS in Rel-17 NR\_pos\_enh-Core To: RAN1, RAN2
2. R2-2205829 LPP Updates Qualcomm Incorporated draftCR Rel-17 37.355 17.0.0 F NR\_pos\_enh-Core
3. R2-2204688 Reply LS on the UE/TRP TEG framework (R4-2206998; contact: CATT) CATT LS out Rel-17 To:RAN4 Cc:RAN1,RAN3
4. R2-2204705 Discussion on the LS on the framework of UE/TRP Rx TEG CATT discussion Rel-17

# 4 Discussion

## 4.1 Analysis on the UE/TRP TEG framework in RAN4 LS

RAN2 received an LS [1] from RAN4, with the following agreements:

|  |
| --- |
| * The framework of UE/TRP Rx TEG:   + Define multiple candidate timing error margin values {TE1, TE2, …, TEN} in the spec.     - The number of candidate values (i.e. N) and the exact values of {TE1, TE2, …, TEN} will be decided in Perf part.   + UE/TRP selects one value M from {TE1, TE2, …, TEN} based on its implementation and indicate to LMF.   + For UE that supports multiple Rx TEGs (TEG#1, TEG#2, …), the associated timing error margin value of each Rx TEG is M, which means the timing error difference between the measurements within the same Rx TEG is within the margin M.   + The applicability of reported UE Rx TEG is limited to the measurements contained within the measurement report in which the Rx TEG information is provided, and only to measurements that are tagged with the corresponding TEG ID.   + The RRM accuracy requirements corresponding to the candidate timing error margin values {TE1, TE2, …, TEN} will be defined in Perf part. * The framework of UE/TRP Rx TEG can be also applied for UE/TRP RxTx TEG   + Note: if additional issues are identified based on RAN1/2 progress, then this agreement can be revised. |

RAN4 kindly asks RAN1/2 to take the above information into account in the following work on NR positioning enhancements, and design the necessary signalling support for the TEG framework. RAN4 kindly asks RAN1/2 to provide feedback if any issues are identified.

‘

According to the first agreement as below,

* + Define multiple candidate timing error margin values {TE1, TE2, …, TEN} in the spec.
    - The number of candidate values (i.e. N) and the exact values of {TE1, TE2, …, TEN} will be decided in Perf part.

RAN2 need to add a field of UE Rx TEG value, corresponding to one of the candidate timing error margin values {TE1, TE2, …, TEN}. Examples of error margin on RxTEG have been captured in the existing LPP draft CR [2] (except RxTxTEG) as below:

#1: RxTEG error margin report in DL-TDOA

NR-DL-TDOA-SignalMeasurementInformation-r16 ::= SEQUENCE {

dl-PRS-ReferenceInfo-r16 DL-PRS-ID-Info-r16,

nr-DL-TDOA-MeasList-r16 NR-DL-TDOA-MeasList-r16,

...,

[[

ue-Rx-TEG-ErrorMarginList-r17 SEQUENCE (SIZE(1..maxNumOfRxTEGs-r17)) OF

UE-Rx-TEG-ErrorMarginElement-r17 OPTIONAL

]]

}

UE-Rx-TEG-ErrorMarginElement-r17 ::= SEQUENCE {

nr-UE-Rx-TEG-ID-r17 INTEGER (0..maxNumOfRxTEGs-1-r17),

timingErrorMargin-r17 INTEGER (1..FFS),

...

}

#2: RxTEG error margin report in Multi-RTT

NR-Multi-RTT-SignalMeasurementInformation-r16 ::= SEQUENCE {

nr-Multi-RTT-MeasList-r16 NR-Multi-RTT-MeasList-r16,

nr-NTA-Offset-r16 ENUMERATED { nTA1, nTA2, nTA3, nTA4, ... } OPTIONAL,

...,

[[

nr-SRS-TxTEG-Set-r17 SEQUENCE (SIZE(1..maxTxTEG-Sets-r17)) OF

NR-SRS-TxTEG-Element-r17 OPTIONAL,

-- Cond Case2-3

ue-Rx-TEG-ErrorMarginList-r17 SEQUENCE (SIZE(1..maxNumOfRxTEGs-r17)) OF

UE-Rx-TEG-ErrorMarginElement-r17 OPTIONAL -- Cond Case3

]]

}

UE-Rx-TEG-ErrorMarginElement-r17 ::= SEQUENCE {

nr-UE-Rx-TEG-ID-r17 INTEGER (0..maxNumOfRxTEGs-1-r17),

timingErrorMargin-r17 INTEGER (1..FFS),

...

}

Since RAN4 has not determined the exact values, the field with value is FFS, and RAN2 waits for further reply from RAN4 on the exact value. Similarly, a field of UE RxTx TEG value also need to be further informed by RAN4.

To notice that RAN2 taking the UE/TRP TEG framework into account and waiting for further LS from RAN4, RAN2 reply an LS to RAN4 as response to [1].

**Question 1: Do you agree that RAN2 reply an LS to RAN4 to notice that RAN2 waits for more information about exact TEG value? If you want to take some further actions, please also comment in the table.**

|  |  |  |
| --- | --- | --- |
| Company | Yes/ No | Comments |
| Intel | No | “The number of candidate values (i.e. N) and the exact values of {TE1, TE2, …, TEN} will be decided in Perf part.”  RAN4 indicated that the value will be decided in perf part, that means they will provide value when discussing performance part that will be the quite late stage. Do not see the need to tell them, we are waiting since it is normal process procedure.  But then the problem is that the late value will impact ASN.1 if we capture the structure for now, i.e. non-backward compatibility change cannot be avoided. RAN2 need to decide whether it is allowed or not after ASN.1 frozen. If not, we cannot capture the structure in this meeting and leaving value open, i.e. we have to wait until RAN4 finish all the work. |
| Huawei, HiSilicon | No | Same view as intel that they are under the performance part and we only need to wait for the R4’s final conclusion |
| ZTE | No | Agree with Intel and HW the LS is not needed for now;  In addition, RAN4’s LS indicates ‘The framework of UE/TRP Rx TEG can be also applied for UE/TRP RxTx TEG’, so if the structure is agreed to capture in LPP, RxTx TEG should also be included. |
| Apple | No | We don’t see how sending an LS helps, we need to wait for RAN4. |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |

**Summary:**

## 4.2 Discussion about draft Reply LS

Based on the previous discussion, we draft the following contents of the Reply LS to RAN4 and CC RAN1 and RAN3：

**1. Overall Description:**

RAN2 thanks RAN4 for their LS on the UE/TRP TEG framework. RAN2 would like to wait for further notice from RAN4 and then capture the info of values of Rx TEG and RxTx TEG.

**2. Actions:**

**To WG RAN4:**

RAN2 would like to wait for further notice on the values of Rx TEG and RxTx TEG from RAN4.

**3. Date of Next TSG-RAN2 Meetings:**

TSG-RAN2 Meeting #119 22 - 26 August 2022 Toulouse, FR

**Question 2: Do you agree with the above contents？Please share your comments in the table.**

|  |  |  |
| --- | --- | --- |
| Company | Yes/ No | Comments |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |

**Summary:**

# 5 Conclusion

TBD