

TSG-RAN Working Group 1 meeting #11
San Diego, CA, USA
February 29 – March 3, 2000

TSGR1#11(00)0239

Agenda item:

Source: Ericsson

Title: CR 25.211-028r1: Timing of PDSCH

Document for: Approval

In R1-00-0100, CR 25.211-028, it was proposed to change the timing of the PDSCH to start earliest 15 slots after the start of the associated DPCH frame.

It has then been further proposed to move the timing to start earliest 18 slots after the start of the DPCH frame (i.e. 3 slots after the end of the DPCH frame), to leave more time for processing of the TFCI. This CR is a revision of the CR in R1-00-0100, with an updated timing relation that changes 15 slots delay into 18 slots.

<h2 style="margin: 0;">CHANGE REQUEST</h2>		<i>Please see embedded help file at the bottom of this page for instructions on how to fill in this form correctly.</i>
25.211	CR	028r1
<small>GSM (AA.BB) or 3G (AA.BBB) specification number ↑</small>		<small>↑ CR number as allocated by MCC support team</small>
For submission to: TSG-RAN #7 <small>list expected approval meeting # here ↑</small>		Current Version: 3.1.0 for approval <input checked="" type="checkbox"/> strategic <input type="checkbox"/> for information <input type="checkbox"/> non-strategic <input type="checkbox"/> <small>(for SMG use only)</small>

Form: CR cover sheet, version 2 for 3GPP and SMG The latest version of this form is available from: <ftp://ftp.3gpp.org/Information/CR-Form-v2.doc>

Proposed change affects: (U)SIM ME UTRAN / Radio Core Network
(at least one should be marked with an X)

Source: Ericsson **Date:** 2000-02-21

Subject: Timing of PDSCH

Work item:

Category:	F Correction <input type="checkbox"/> A Corresponds to a correction in an earlier release <input type="checkbox"/> B Addition of feature <input type="checkbox"/> C Functional modification of feature <input checked="" type="checkbox"/> D Editorial modification <input type="checkbox"/>	Release:	Phase 2 <input type="checkbox"/> Release 96 <input type="checkbox"/> Release 97 <input type="checkbox"/> Release 98 <input type="checkbox"/> Release 99 <input checked="" type="checkbox"/> Release 00 <input type="checkbox"/>
------------------	--	-----------------	--

(only one category shall be marked with an X)

Reason for change: The relative timing between the start of a DPCH frame and the associated PDSCH frame should be increased in order to lower the complexity of the terminal.

Clauses affected: 7.5

Other specs affected:	Other 3G core specifications <input type="checkbox"/> Other GSM core specifications <input type="checkbox"/> MS test specifications <input type="checkbox"/> BSS test specifications <input type="checkbox"/> O&M specifications <input type="checkbox"/>	→ List of CRs: → List of CRs: → List of CRs: → List of CRs: → List of CRs:	
------------------------------	---	--	--

Other comments:

7.5 DPCH/PDSCH timing

The relative timing between a DPCH frame and the associated PDSCH frame is shown in figure 28.




Figure 28: Timing relation between DPCH frame and associated PDSCH frame

The start of a DPCH frame is denoted T_{DPCH} and the start of the associated PDSCH frame is denoted T_{PDSCH} . Any DPCH frame is associated to one PDSCH frame through the relation ~~$-35840 \text{ chips} < T_{DPCH} - T_{PDSCH} \leq 2560 \text{ chips}$~~ $46080 \text{ chips} \leq T_{PDSCH} - T_{DPCH} < 84480 \text{ chips}$, i.e. the associated PDSCH frame starts anywhere between three slot after the end of the DPCH frame ~~1 slot before or~~ up to 184 slots behind the end of the DPCH frame.