3GPP RAN WG1 Meeting #10
Beijin, China, 18-21 Jan 2000

Document R1-00-0160
e.g. for 3GPP use the format TP-99xxx
or for SMG, use the format P-99-xxx

CHANGE REQUEST

Please see embedded help file at the bottom of this page for instructions on how to fill in this form correctly.

25.212	**CR**	**044**	Current Version:	3.1.0

GSM (AA.BB) or 3G (AA.BBB) specification number ↑ *↑ CR number as allocated by MCC support team*

For submission to:	RAN #7	for approval	X	strategic		(for SMG use only)
list expected approval meeting # here ↑		for information		non-strategic		

Form: CR cover sheet, version 2 for 3GPP and SMG *The latest version of this form is available from: ftp://ftp.3gpp.org/Information/CR-Form-v2.doc*

Proposed change affects: *(at least one should be marked with an X)*	(U)SIM		ME	X	UTRAN / Radio	X	Core Network	

Source: NTT DoCoMo and Nortel Networks **Date:** 21-Jan-2000

Subject: Modification of Turbo code internal interleaver

Work item:

Category:	F	Correction		**Release:**	Phase 2	
	A	Corresponds to a correction in an earlier release			Release 96	
(only one category	B	Addition of feature	X		Release 97	
shall be marked	C	Functional modification of feature			Release 98	
with an X)	D	Editorial modification			Release 99	X
					Release 00	

Reason for change: Addition of Turbo code internal interleaver for smaller block size from 40-bit to 319-bit

Clauses affected: 4.2.3.2.3 of 25.212

Other specs affected:	Other 3G core specifications		→ List of CRs:
	Other GSM core specifications		→ List of CRs:
	MS test specifications		→ List of CRs:
	BSS test specifications		→ List of CRs:
	O&M specifications		→ List of CRs:

Other comments:

help.doc

<--------- double-click here for help and instructions on how to create a CR.



Figure 4: Structure of the 8 state PCCC encoder (dotted lines effective for trellis termination only)

The initial value of the shift registers of the PCCC encoder shall be all zeros.

The output of the PCCC encoder is punctured to produce coded bits corresponding to the desired code rate. For rate 1/3, none of the systematic or parity bits are punctured, and the output sequence is X(0), Y(0), Y'(0), X(1), Y(1), Y'(1), etc.

4.2.3.2.2 Trellis termination for Turbo coding

Trellis termination is performed by taking the tail bits from the shift register feedback after all information bits are encoded. Tail bits are added after the encoding of information bits.

The first three tail bits shall be used to terminate the first constituent encoder (upper switch of figure 4 in lower position) while the second constituent encoder is disabled. The last three tail bits shall be used to terminate the second constituent encoder (lower switch of figure 4 in lower position) while the first constituent encoder is disabled.

The transmitted bits for trellis termination shall then be

X(t) Y(t) X(t+1) Y(t+1) X(t+2) Y(t+2) X'(t) Y'(t) X'(t+1) Y'(t+1) X'(t+2) Y'(t+2).

4.2.3.2.3 Turbo code internal interleaver

Figure 5 depicts the overall 8 state PCCC Turbo coding scheme including Turbo code internal interleaver. The Turbo code internal interleaver consists of mother interleaver generation and pruning. For arbitrary given block length K, one mother interleaver is selected from the ~~134~~ 163 mother interleavers set. The generation scheme of mother interleaver is described in section 4.2.3.2.3.1. After the mother interleaver generation, *l*-bits are pruned in order to adjust the mother interleaver to the block length K. Tail bits T_1 and T_2 are added for constituent encoders RSC1 and RSC2, respectively. The definition of *l* is shown in section 4.2.3.2.3.2.



Figure 5: Overall 8 State PCCC Turbo Coding

4.2.3.2.3.1 Mother interleaver generation

The interleaving consists of three stages. In first stage, the input sequence is written into the rectangular matrix row by row. The second stage is intra-row permutation. The third stage is inter-row permutation. The three-stage permutations are described as follows, the input block length is assumed to be K (~~320~~40 to 5114 bits).

First Stage:

(1) Determine the number of rows R such that

R = 5 (K = 40 to 159 bits)

R = 10 (K = 160 to 200 and 481 to 530 bits~~; Case-1~~)

R = 20 (K = any other block lengths~~ except 481 to 530 bits; Case-2~~)

(2) Determine the number of columns C such that

if K = 481 to 530 then~~Case-1;~~ C = p = *53*

else ~~Case-2;~~

(i) find minimum prime p such that,

0 =< (p+1)-K/R,

(ii) if (0 =< p-K/R) then go to (iii),

else C = p+1.

(iii) if (0 =< p-1-K/R) then C = p-1,

else C = p.

(3) The input sequence of the interleaver is written into the R×C rectangular matrix row by row starting from row 0.

Second Stage:

A. If C = p

(A-1) Select a primitive root g_0 from table 2.

(A-2) Construct the base sequence $c(i)$ for intra-row permutation as:

$$c(i) = [g_0 \times c(i-1)] \bmod p \,, \quad i = 1,2,\ldots,(p-2)., \quad c(0) = 1.$$

(A-3) Select the minimum prime integer set $\{q_j\}$ (j=1, 2, …, R-1) such that

g.c.d$\{q_j, p-1\}$ =1

$q_j > 6$

$q_j > q_{(j-1)}$

where g.c.d. is greatest common divider. And $q_0 = 1$.

(A-4) The set $\{q_j\}$ is permuted to make a new set $\{p_j\}$ such that

$p_{P(j)} = q_j$, j = 0, 1, …, R-1,

where P(j) is the inter-row permutation pattern defined in the third stage.

(A-5) Perform the j-th (j = 0, 1, 2, …, R-1) intra-row permutation as:

$$c_j(i) = c([i \times p_j] \bmod (p-1)) \,, \quad i = 0, 1,2,\ldots,(p-2)., \text{ and } c_j(p-1) = 0,$$

where $c_j(i)$ is the input bit position of i-th output after the permutation of j-th row.

B. If C = p+1

(B-1) Same as case A-1.

(B-2) Same as case A-2.

(B-3) Same as case A-3.

(B-4) Same as case A-4.

(B-5) Perform the j-th (j = 0,1, 2, …, R-1) intra-row permutation as:

$c_j(i) = c([i \times p_j] \bmod (p-1))$, i =0,1,2,…, (p-2)., $c_j(p\text{-}1) = 0$, and $c_j(p) = p$,

(B-6) If (K = C × R) then exchange $c_{R-1}(p)$ with $c_{R-1}(0)$.

where $c_j(i)$ is the input bit position of i-th output after the permutation of j-th row.

C. If C = p-1

(C-1) Same as case A-1.

(C-2) Same as case A-2.

(C-3) Same as case A-3.

(C-4) Same as case A-4.

(C-5) Perform the j-th (j = 0,1, 2, …, R-1) intra-row permutation as:

$c_j(i) = c([i \times p_j] \bmod (p-1))$ -1, i = 0,1,2,…, (p-2),

where $c_j(i)$ is the input bit position of i-th output after the permutation of j-th row.

Third Stage:

(1) Perform the inter-row permutation based on the following P(j) (j=0,1, ..., R-1) patterns, where P(j) is the original row position of the j-th permuted row.

P_A: {19, 9, 14, 4, 0, 2, 5, 7, 12, 18, 10, 8, 13, 17, 3, 1, 16, 6, 15, 11} for R = 20

P_B: {19, 9, 14, 4, 0, 2, 5, 7, 12, 18, 16, 13, 17, 15, 3, 1, 6, 11, 8, 10} for R = 20

P_C: {9, 8, 7, 6, 5, 4, 3, 2, 1, 0} for R = 10

P_D:{4, 3, 2, 1, 0} for R = 5

The usage of these patterns is as follows:

Block length K: P(j)

40 to 159-bit: P_D

160 to 200-bit: P_C

201~~320~~ to 480-bit: P_A

481 to 530-bit: P_C

531 to 2280-bit: P_A

2281 to 2480-bit: P_B

2481 to 3160-bit: P_A

3161 to 3210-bit: P_B

3211 to 5114-bit: P_A

(2) The output of the mother interleaver is the sequence read out column by column from the permuted R × C matrix starting from column 0.

Table 2: Table of prime *p* and associated primitive root g_0

p	g_0	p	g_0	p	g_0	p	g_0	p	g_0
7	3	47	5	101	2	157	5	223	3
11	2	53	2	103	5	163	2	227	2
13	2	59	2	107	2	167	5	229	6
17	3	61	2	109	6	173	2	233	3
19	2	67	2	113	3	179	2	239	7
23	5	71	7	127	3	181	2	241	7
29	2	73	5	131	2	191	19	251	6
31	3	79	3	137	3	193	5	257	3
37	2	83	2	139	2	197	2		
41	6	89	3	149	2	199	3		
43	3	97	5	151	6	211	2		

~~p~~	~~g~~$_0$	~~p~~	~~g~~$_0$	~~p~~	~~g~~$_0$	~~p~~	~~G~~$_0$	~~p~~	~~g~~$_0$
~~17~~	~~3~~	~~59~~	~~2~~	~~103~~	~~5~~	~~157~~	~~5~~	~~211~~	~~2~~
~~19~~	~~2~~	~~61~~	~~2~~	~~107~~	~~2~~	~~163~~	~~2~~	~~223~~	~~3~~
~~23~~	~~5~~	~~67~~	~~2~~	~~109~~	~~6~~	~~167~~	~~5~~	~~227~~	~~2~~
~~29~~	~~2~~	~~71~~	~~7~~	~~113~~	~~3~~	~~173~~	~~2~~	~~229~~	~~6~~
~~31~~	~~3~~	~~73~~	~~5~~	~~127~~	~~3~~	~~179~~	~~2~~	~~233~~	~~3~~
~~37~~	~~2~~	~~79~~	~~3~~	~~131~~	~~2~~	~~181~~	~~2~~	~~239~~	~~7~~
~~41~~	~~6~~	~~83~~	~~2~~	~~137~~	~~3~~	~~191~~	~~19~~	~~241~~	~~7~~
~~43~~	~~3~~	~~89~~	~~3~~	~~139~~	~~2~~	~~193~~	~~5~~	~~251~~	~~6~~
~~47~~	~~5~~	~~97~~	~~5~~	~~149~~	~~2~~	~~197~~	~~2~~	~~257~~	~~3~~
~~53~~	~~2~~	~~101~~	~~2~~	~~151~~	~~6~~	~~199~~	~~3~~		

4.2.3.2.3.2 Definition of number of pruning bits

The output of the mother interleaver is pruned by deleting the *l*-bits in order to adjust the mother interleaver to the block length K, where the deleted bits are non-existent bits in the input sequence. The pruning bits number *l* is defined as:

$$l = R \times C - K,$$

where R is the row number and C is the column number defined in section 4.2.3.2.3.1.

3GPP RAN WG1 Meeting #10
Beijin, China, 18-21 Jan 2000

***Document* R1-00-0160**
e.g. for 3GPP use the format TP-99xxx
or for SMG, use the format P-99-xxx

CHANGE REQUEST

Please see embedded help file at the bottom of this page for instructions on how to fill in this form correctly.

25.222	**CR**	**021**	Current Version:	3.1.0

GSM (AA.BB) or 3G (AA.BBB) specification number ↑   *↑ CR number as allocated by MCC support team*

For submission to:	RAN #7	for approval	X	strategic		*(for SMG use only)*
list expected approval meeting # here ↑		for information		non-strategic		

Form: CR cover sheet, version 2 for 3GPP and SMG   The latest version of this form is available from: ftp://ftp.3gpp.org/Information/CR-Form-v2.doc

Proposed change affects: (U)SIM [ ] ME [X] UTRAN / Radio [X] Core Network [ ]
(at least one should be marked with an X)

Source: NTT DoCoMo and Nortel Networks   **Date:** 21-Jan-2000

Subject: Modification of Turbo code internal interleaver

Work item:

Category: *(only one category shall be marked with an X)*

F	Correction	
A	Corresponds to a correction in an earlier release	
B	Addition of feature	X
C	Functional modification of feature	
D	Editorial modification	

Release:

Phase 2	
Release 96	
Release 97	
Release 98	
Release 99	X
Release 00	

Reason for change: Addition of Turbo code internal interleaver for smaller block size from 40-bit to 319-bit

Clauses affected: 4.2.3.2.3 of TS 25.222

Other specs affected:

Other 3G core specifications		→ List of CRs:
Other GSM core specifications		→ List of CRs:
MS test specifications		→ List of CRs:
BSS test specifications		→ List of CRs:
O&M specifications		→ List of CRs:

Other comments:

help.doc

<--------- double-click here for help and instructions on how to create a CR.



Figure 4-3: Structure of the 8-state PCCC encoder (dotted lines effective for trellis termination only)

The initial value of the shift registers of the PCCC encoder shall be all zeros.

The output of the PCCC encoder is punctured to produce coded bits corresponding to the desired code rate. For rate 1/3, none of the systematic or parity bits are punctured, and the output sequence is X(0), Y(0), Y'(0), X(1), Y(1), Y'(1), etc.

4.2.3.2.2 Trellis termination in turbo code

Trellis termination is performed by taking the tail bits from the shift register feedback after all information bits are encoded. Tail bits are added after the encoding of information bits.

The first three tail bits shall be used to terminate the first constituent encoder (upper switch of figure 4-3 in lower position) while the second constituent encoder is disabled. The last three tail bits shall be used to terminate the second constituent encoder (lower switch of figure 4-3 in lower position) while the first constituent encoder is disabled.

The transmitted bits for trellis termination shall then be

X(t) Y(t) X(t+1) Y(t+1) X(t+2) Y(t+2) X'(t) Y'(t) X'(t+1) Y'(t+1) X'(t+2) Y'(t+2).

4.2.3.2.3 Turbo code internal interleaver

Figure 4-4 depicts the overall 8-State PCCC Turbo coding scheme including Turbo code internal interleaver. The Turbo code internal interleaver consists of mother interleaver generation and pruning. For arbitrary given block length K, one mother interleaver is selected from the ~~134~~ 163 mother interleavers set. The generation scheme of mother interleaver is described in section 4.2.3.2.3.1. After the mother interleaver generation, *l*-bits are pruned in order to adjust the mother interleaver to the block length K. Tail bits T_1 and T_2 are added for constituent encoders RSC1 and RSC2, respectively. The definition of *l* is shown in section 4.2.3.2.3.2..



Figure 4-4: Overall 8 State PCCC Turbo Coding

4.2.3.2.3.1 Mother interleaver generation

The interleaving consists of three stages. In first stage, the input sequence is written into the rectangular matrix row by row. The second stage is intra-row permutation. The third stage is inter-row permutation. The three-stage permutations are described as follows, the input block length is assumed to be K (~~320~~ 40 to 5114 bits).

First Stage:

(1) Determine the number of rows R such that

R = 5 (K = 40 to 159 bits)

R = 10 (K = 160 to 200 bits and 481 to 530 bits~~; Case-1~~)

R = 20 (K = any other block lengths~~ except 481 to 530 bits; Case-2~~)

(2) Determine the number of columns C such that

if K = 481 to 530 then~~Case-1;~~ C = p = 53

else~~Case-2;~~

(i) find minimum prime p such that,

0 =< (p + 1) - K/R

(ii) if (0 =< p - K/R) then go to (iii)

else C = p + 1.

(iii) if (0 =< p - 1 - K/R) then C = p - 1.

else C = p.

(3) The input sequence of the interleaver is written into the R×C rectangular matrix row by row starting from row 0.

Second Stage:

A. If C = p

(A-1) Select a primitive root g_0 from table 4.2.2-2.

(A-2) Construct the base sequence $c(i)$ for intra-row permutation as:

$$c(i) = [g_0 \times c(i-1)] \bmod p, \quad i = 1,2,\ldots(p\text{-}2)., \quad c(0) = 1.$$

(A-3) Select the minimum prime integer set $\{q_j\}$ (j = 1, 2, …, R-1) such that

g.c.d$\{q_j, p\text{-}1\} = 1$

$q_j > 6$

$q_j > q_{(j-1)}$

where g.c.d. is greatest common divider. And $q_0 = 1$.

(A-4) The set $\{q_j\}$ is permuted to make a new set $\{p_j\}$ such that

$p_{P(j)} = q_j$, j = 0, 1, …. R-1,

where P(j) is the inter-row permutation pattern defined in the third stage.

(A-5) Perform the j-th (j = 0,1, 2, …, C-1) intra-row permutation as:

$$c_j(i) = c([i \times p_j] \bmod (p-1)), \quad i = 0,1,2,\ldots, (p\text{-}2)., \text{ and } c_j(p\text{-}1) = 0,$$

where $c_j(i)$ is the input bit position of i-th output after the permutation of j-th row.

If C = p+1

(B-1) Same as case A-1.

(B-2) Same as case A-2.

(B-3) Same as case A-3.

(B-4) Same as case A-4.

(B-5) Perform the j-th (j = 0, 1, 2, …, R-1) intra-row permutation as:

$c_j(i) = c([i \times p_j] \bmod (p-1))$, i = 0,1,2,…, (p-2)., $c_j(p\text{-}1) = 0$, and $c_j(p) = p$,

where $c_j(i)$ is the input bit position of i-th output after the permutation of j-th row.

(B-6) If (K = C × R) then exhange $c_{R-1}(p)$ with $c_{R-1}(0)$.

If C = p-1

(C-1) Same as case A-1.

(C-2) Same as case A-2.

(C-3) Same as case A-3.

(C-4) Same as case A-4.

(C-5) Perform the j-th (j = 0,1, 2, …, R-1) intra-row permutation as:

$c_j(i) = c([i \times p_j] \bmod (p-1))$ -1, i = 0,1,2,…, (p-2).,

where $c_j(i)$ is the input bit position of i-th output after the permutation of j-th row.

Third Stage:

Perform the inter-row permutation based on the following P(j) (j = 0,1, …, R-1) patterns, where P(j) is the original row position of the j-th permuted row.

P_A: {19, 9, 14, 4, 0, 2, 5, 7, 12, 18, 10, 8, 13, 17, 3, 1, 16, 6, 15, 11} for R = 20

P_B: {19, 9, 14, 4, 0, 2, 5, 7, 12, 18, 16, 13, 17, 15, 3, 1, 6, 11, 8, 10} for R = 20

P_C: {9, 8, 7, 6, 5, 4, 3, 2, 1, 0} for R = 10

P_D:{4, 3, 2, 1, 0} for R = 5

The usage of these patterns is as follows:

Block length K: P(j)

40 to 159-bit: P_D

160 to 200-bit: P_C

201~~320~~ to 480-bit: P_A

481 to 530-bit: P_C

531 to 2280-bit: P_A

2281 to 2480-bit: P_B

2481 to 3160-bit: P_A

3161 to 3210-bit: P_B

3211 to 5114-bit: P_A

(2) The output of the mother interleaver is the sequence read out column by column from the permuted R × C matrix starting from column 0.

Table 4.2.3-2: Table of prime *p* and associated primitive root g_0

p	g_0	p	g_0	p	g_0	p	g_0	p	g_0
7	3	47	5	101	2	157	5	223	3
11	2	53	2	103	5	163	2	227	2
13	2	59	2	107	2	167	5	229	6
17	3	61	2	109	6	173	2	233	3
19	2	67	2	113	3	179	2	239	7
23	5	71	7	127	3	181	2	241	7
29	2	73	5	131	2	191	19	251	6
31	3	79	3	137	3	193	5	257	3
37	2	83	2	139	2	197	2		
41	6	89	3	149	2	199	3		
43	3	97	5	151	6	211	2		

~~p~~	~~g_0~~	~~P~~	~~g_0~~	~~p~~	~~g_0~~	~~P~~	~~G_0~~	~~p~~	~~g_0~~
~~17~~	~~3~~	59	~~2~~	~~103~~	~~5~~	~~157~~	~~5~~	~~211~~	~~2~~
~~19~~	~~2~~	~~61~~	~~2~~	~~107~~	~~2~~	~~163~~	~~2~~	~~223~~	~~3~~
~~23~~	~~5~~	~~67~~	~~2~~	~~109~~	~~6~~	~~167~~	~~5~~	~~227~~	~~2~~
~~29~~	~~2~~	~~71~~	~~7~~	~~113~~	~~3~~	~~173~~	~~2~~	~~229~~	~~6~~
~~31~~	~~3~~	~~73~~	~~5~~	~~127~~	~~3~~	~~179~~	~~2~~	~~233~~	~~3~~
~~37~~	~~2~~	~~79~~	~~3~~	~~131~~	~~2~~	~~181~~	~~2~~	~~239~~	~~7~~
~~41~~	~~6~~	~~83~~	~~2~~	~~137~~	~~3~~	~~191~~	~~19~~	~~241~~	~~7~~
~~43~~	~~3~~	~~89~~	~~3~~	~~139~~	~~2~~	~~193~~	~~5~~	~~251~~	~~6~~
~~47~~	~~5~~	~~97~~	~~5~~	~~149~~	~~2~~	~~197~~	~~2~~	~~257~~	~~3~~
~~53~~	~~2~~	~~101~~	~~2~~	~~151~~	~~6~~	~~199~~	~~3~~		

4.2.3.2.3.2 Definition of the number of pruning bits

The output of the mother interleaver is pruned by deleting the *l*-bits in order to adjust the mother interleaver to the block length K, where the deleted bits are non-existent bits in the input sequence. The pruning bits number *l* is defined as:

$$l = R \times C - K,$$

where R is the row number and C is the column number defined in section 4.2.3.2.3.1.