**3GPP TSG-RAN WG2 Meeting #116 electronic** [**R2-2111311**](https://www.3gpp.org/ftp/TSG_RAN/WG2_RL2/TSGR2_116-e/Docs/R2-2111311.zip)

**Online, Nov. 1st – Nov. 12th, 2021**

**Agenda Item: 8.2.4**

**Source: OPPO**

**Title: [AT116-e][220][R17 DCCA] TRS-based Scell activation details (OPPO)**

**Document for: Discussion and decision**

# Introduction

This paper is to trigger the following email discussion of TRS based SCell activation in RAN2#116e.

* [AT116-e][220][R17 DCCA] TRS-based Scell activation details (OPPO)

Scope:

* + - Discuss remaining RAN2 aspects on of TRS-based SCell activation based on online discussion.

Intended outcome:

* + - Discussion summary in [R2-2111311](https://www.3gpp.org/ftp/TSG_RAN/WG2_RL2/TSGR2_116-e/Docs/R2-2111311.zip) (by email rapporteur).

Deadline for providing comments, for rapporteur inputs, conclusions and CR finalization:

* + - Initial deadline (for company feedback): 1st week Fri, UTC 0900
    - Initial deadline (for rapporteur summary): 2nd week Mon, UTC 1000

The following agreements for TRS based SCell activation are listed below:

* 1: For TRS based SCell activation, RAN2 finalizes the MAC CE based SCell activation case first and come back on RRC case if time allows.
* 2: The TRS can be activated for fast SCell activation, only when all following conditions are met:
* (a) The TRS for SCell activation is configured for this SCell;
* (b) The SCell is activated from deactivated state by New SCell A/D MAC CE;
* (c) The BWP indicated by firstActiveDownlinkBWP-Id is not dormant BWP;
* FFS how we handle the case when some Scells use TRS and some don't
* RAN2 will not specify UE behaviour for the case when new MAC CE is used but a)+c) are not fulfilled for the SCell that uses TRS
* 3: One new MAC CE for to trigger both SCell activation and corresponding temporary RS.
* 4: Define 2 eLCIDs for new MAC CEs with “one octet” SCell activation indication and with “four octet” SCell activation indication respectively.
* Discuss MAC CE structure in offline [220] (OPPO) based on concrete TPs. Should try to converge to a RAN2 proposal. Can discuss if we need to send LS to RAN4 on RAN2 decisions on TRS-based SCell activation.
* Wait for RAN1 input on RRC parameters and capabilities

**Contact Information**

|  |  |
| --- | --- |
| Company | Email |
| OPPO | wangshukun@oppo.com |
| vivo | jianhui.li@vivo.com |
| Nokia | Jarkko.t.koskela@nokia.com |
| ZTE | liu.jing30@zte.com.cn |
| Ericsson | zhenhua.zou@ericsson.com |
| Huawei, HiSilicon | david.lecompte@huawei.com |
| Apple | naveen.palle@apple.com |
| Futurewei | Jialinzou88@yahoo.com |
| LGE | hanul.lee@lge.com |
| Qualcomm | punyaslo@qti.qualcomm.com |
| Intel | xun.tang@intel.com |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

# Discussion

Based on RAN1 agreements in RAN1#106bis-e, there are two alternatives to define the MAC CE for TRS activation part.

|  |
| --- |
| Alt 1: Bitmap approach in MAC-CE   * Every Z-bit block in the bitmap corresponds to a SCell, Z>=0 * A Z-bit block indicates the temporary RS [configuration index], and a value zero indicated by the bit block means no RS resource transmitted. * The to-be-activated SCell is indicated via the C values in the legacy SCell activation/de-activation MAC CE or in the new MAC-CE   Alt 2: Reuse A-TRS triggering framework   * A trigger state is indicated by the MAC-CE explicitly * The association between a trigger state and temporary RS for one or multiple SCells is configured by RRC according Rel-16 A-TRS triggering framework * FFS: The value zero of the MAC-CE indication means no temporary RS is triggered by the MAC-CE for all to-be-activated SCells |

According to RAN1 discussion, a list of TRS configuration will be configured per SCell in both Alt1 an Alt2 [1]. For Alt2, the extra TRS trigger state list will be configured [1].

For Alt2, it is not clear how many IEs can be resued and how many IEs expecially madataory IEs will be ignored by TRS. It is not one hundred percent resue from RRC signalling point of view. The MAC CE, i.e. Aperiodic CSI Trigger State Subselection MAC CE, is used to do sub-selection from RRC configured Aperiodic CSI Trigger State, e.g. at most 8 states will be activated via MAC CE, and the DCI will indicate the last triggered Aperiodic CSI Trigger State. However, the new MAC CE for TRS activation will only include one activated state for TRS activation. So the MAC CE is also not same as legacy.

|  |
| --- |
| 6.1.3.13 Aperiodic CSI Trigger State Subselection MAC CE The Aperiodic CSI Trigger State Subselection MAC CE is identified by a MAC subheader with LCID as specified in Table 6.2.1-1. It has a variable size consisting of following fields:  ===omit some text==== |

RAN2 agreed to use new MAC CE for both SCell activation/deactivation and corresponding TRS activation. RAN2 futher defined two eLCID for new MAC CE with “one octet” SCell activation indication and with “four octet” SCell activation indication respectively.

In [1][4][5][6][7], companies provide the opinion for the Alt1 VS Alt2. The observations are summarized based on the 4 company papers.

|  |  |  |
| --- | --- | --- |
| **Alternatives** | **Comments** | **Observations** |
| Alt 1: Bitmap approach in MAC-CE | The MAC CE will include temporary RS index for each SCell.   * The MAC CE size is variable up to the number of SCell with TRS activation in one MAC CE. | * No need of pre-configuration for TRS trigger state list in RRC signaling. * The signaling overhead of MAC CE is variable and is low usually depends on the number of SCell with TRS activation (i.e. the SCell is configured with TRS and the SCell is activated from deactivation) in one MAC CE. * The SCell activation/deactivation part is bitmap style and the TRS acativation also use bitmap style to align with SCell A/D part in one MAC CE. |
| Alt 2: Reuse A-TRS triggering framework | The MAC CE will include temporary RS trigger state index for UE, and the temporary RS trigger state index refers to the entry number in list of TRS trigger state configuration. Each state will contain each SCell’s TRS trigger state and which TRS is triggered.   * The TRS trigger state index will be included according to RRC configuration. | * The RRC needs to configure the list of temporary RS trigger state. The network should ensure to configure all possible case of TRS trigger of each SCell and each TRS in one Scell，otherwise, the flexibility for TRS configuration for SCell and TRS activation will be lost. The RRC signaling overhead is huge. * the temporary RS trigger state index will be bigger no matter the number of SCell with TRS activation in one MAC CE. The MAC CE size will be always high even if there is only one SCell is activated with TRS activation. * RAN1 should be involved to decide the field size of temporary RS trigger state index and RAN1 did not discuss it yet. * The style of TRS activatation is not aligned with SCell A/D part in one MAC CE. |

**Q1: Which Alternative do companies prefer for TRS activation part in the new MAC CE?**

|  |  |  |
| --- | --- | --- |
| Company | Alt 1/2? | Comments |
| OPPO | Alt1 | For Alt 1, the size of TRS activation in MAC CE is variable, e.g. there are 7 SCells configured for UE and 2 bits for TRS index. If the number of SCells with TRS activation <=4, then one octet is enough for TRS activation. If the number of SCells with TRS activation >4, then at most two octets are enough for TRS activation. E.g. only the SCell is activated from deactivated state and configured with TRS, its TRS index will be present in MAC CE.  For Alt2, first RRC signaling will configure each TRS trigger state index with possible SCell activation and possible TRS activation for each SCell, e.g. there are 7 SCell and 4 TRS in each SCell. The number of possible cases will be 78124, then 17bit (3 octets) will be needed in MAC CE. Alt 2 will use more octet than Alt 1. Even if there is only one SCell’ TRS activation, the TRS activation will always use 3 octets, the field size of TRS trigger state index is based on RRC configuration.  Some companies may argue that not all possibilities will be configured. If so, my question is which possibility will be omitted and then the flexibility for TRS configuration for SCell and TRS activation will be lost. Furthermore, we consider MAC overhead and should also consider RRC overhead. It is obvious that the overhead in RRC for Alt2 is huge and it is complex for both network and UE.  If RAN2 choose Alt 2, RAN1 should be involved to decide the field size of temporary RS trigger state index in MAC CE and this is not discussed in RAN1 yet. Alt 2 leaves more open issues in RAN1 than Alt1.  RAN2 should also note that SCell activation part in new MAC CE is based on bitmap style and it is straightforward to design TRS activation part based on bitmap style in new MAC CE also. |
| vivo | Alt 1 | Above all, we prefer variable-sized new MAC CE for the case.  With variable-sized new MAC CE, the network is able to configure all possible cases for all SCell activation/deactivation without causing much burden in the MAC CE, since it is likely that network will activate TRS for only a few to-be-activated SCells for which the network configures TRS. Therefore, alt 1 is not necessarily deteriorating heavily in the MAC CE size compared to alt 2.  The only good performance scheme for alt 2 is introducing only 1 octet for TRS activation part, which can only indicate 256 possible combinations at most. We do not think this can satisfy the actual need for flexible TRS configuration. If more than 1 octet is used for TRS activation part for alt 2, e.g. 2 octets, the network needs to configure at most 65536 entries in the TRS trigger state configuration list. In this case, though network flexibility might be guaranteed, but the additional burden introduced in RRC configuration does not seem to compensate the gain in saving bits for the new MAC CE.  Besides, if there is any possible case that is not included in the configured TRS trigger state configuration list for alt 2, the network needs to update the configuration. This leads to potential network signalling burden.  In conclusion, variable-sized MAC CE design for alt 1 is a better choice. |
| Jarkko | Alt2 | Firstly RRC signaling should not be deciding factor as ASN.1 is simple. Then To us it seems main difference between options is that do we signal index per SCell or common index for all cells.  It seems obvious that common index for all cells is most optimal way to signal the index as if we have index per SCell then there will always be unused codepoints in each SCell but with common index there will only be unused codepoints in on index.  So it seem obvious that alt2 is much more optimal.  In the OPPOs comment one only has 4 options per SCell but if one would need more for any one cell then one would need more index values for all the cells? Or is this correct understanding? If the index length is variable then definitely we should go for al2 to get something out of this WI.  [OPPO] now it is not clear the maxmal number of TRS in one SCell. It is up to RAN1. I just assume it is 2 bit for TRS index in the calculation.  However, it is true that the MAC CE size will be increase for both alternatives. So it does matter. |
| ZTE | Alt2 | Why proponents of Alt 1 think network would like to configure 65536 combinations...128 is already an amazing number!  We support Alt 2 because: (same comments are provided during POST email disc)   1. Alt 2 needs less specification effort, because it reuses the existing A-TRS trigger state mechanism, so the defined parameters can be reused mostly (e.g. CSI-AperiodicTriggerStateList).   Alt 1 causes more signalling overhead in MAC CE, because each SCell will be mapped to Z-bits. But Alt 2 only requires few bits in MAC CE (e.g. 7 bits can represent 128 trigger states)  [OPPO] the TRS activation is related SCell activation, it is totally different case for A-TRS activation. The SCell activation is based on channel condition and RRM measurement results. It is not reasonable to activation or deactive some SCells by group. If companies insist that the limited numbere of TRS trigger state id list will be configured. It cannot be decided by RAN2, we should send LS to RAN1 to confirm whether it is feasible and what is number? Right? |
| Ericsson | Alt2 | For Alt1, the example by OPPO above using 2 bits is misleading, as there are definitely more than four beams on FR2, let alone other configurable parameters for TRS agreed by RAN1 (e.g., the number of RS bursts and the gap length between the RS bursts, triggering offset of temporary RS, QCL information). In other words, the number of bits (for the so-called Z-bit) also needs to ask RAN1. We also have the same question as Nokia on whether the number of the bits per cell is fixed or variable.  [OPPO] now it is not clear the maxmal number of TRS in one SCell. It is up to RAN1. I just assume it is 2 bit for TRS index in the calculation.  However, it is true that the MAC CE size will be increase for both alternatives. So it does matter.  For Alt2, the argument from OPPO is equivalent to stating that the Rel-15 A-CSI trigger framework is “broken”, which we don’t agree and haven’t observed in the field.  [OPPO] RAN2 cannot decide how to resue the framework, it is RAN1 scope. Right? So the LS is necessary.  To sum up, we believe Alt2 works. Additially, the motivation to introduce Alt1 is unclear and it leads to a complex MAC CE design.  [OPPO]we agree both alternatives work. However, Alt2 looks simple in MAC CE but too complex in RRC signalling. The MAC CE size is not small according to the calculation in OPPO comments.  [Huawei] A list of TRS ID is totally straightforward. Alt2 is not clear, please answer questions in Q3. |
| Huawei, HiSilicon | Indicate TRS IDs in the MAC CE (detailed format FFS, should ignore what RAN1 said on the format) | The RAN1 definition is   * The association between a trigger state and temporary RS for one or multiple SCells is configured by RRC according Rel-16 A-TRS triggering framework   In RRC signalling, the trigger states are defined as follows:  CSI-AperiodicTriggerStateList ::= SEQUENCE (SIZE (1..maxNrOfCSI-AperiodicTriggers)) OF CSI-AperiodicTriggerState  CSI-AperiodicTriggerState ::= SEQUENCE {  associatedReportConfigInfoList SEQUENCE (SIZE(1..maxNrofReportConfigPerAperiodicTrigger)) OF CSI-AssociatedReportConfigInfo,  ...  }  CSI-AssociatedReportConfigInfo ::= SEQUENCE {  reportConfigId CSI-ReportConfigId,  resourcesForChannel CHOICE {  nzp-CSI-RS SEQUENCE {  resourceSet INTEGER (1..maxNrofNZP-CSI-RS-ResourceSetsPerConfig),  qcl-info SEQUENCE (SIZE(1..maxNrofAP-CSI-RS-ResourcesPerSet)) OF TCI-StateId  OPTIONAL -- Cond Aperiodic  },  csi-SSB-ResourceSet INTEGER (1..maxNrofCSI-SSB-ResourceSetsPerConfig)  },  csi-IM-ResourcesForInterference INTEGER(1..maxNrofCSI-IM-ResourceSetsPerConfig) OPTIONAL, -- Cond CSI-IM-ForInterference  nzp-CSI-RS-ResourcesForInterference INTEGER (1..maxNrofNZP-CSI-RS-ResourceSetsPerConfig) OPTIONAL, -- Cond NZP-CSI-RS-ForInterference  ...  }  The highlighted fields are mandatory: - reportConfigId - resourcesForChannel  For efficient SCell activation: - there is no report - the RS configuration does not match with resourcesForChannel  Trigger states are signalled via DCI (CSI request field), after subselection by MAC CE.  SCell TRS are indicated by MAC CE only, no DCI.  Then we are not sure what is "Alt2" exactly. See in Q3. |
| Apple | Alt2 | We prefer to create a MAC CE that follow the existing design of A-CSI trigger logic.  [OPPO] it is not clear how to resue and it is RAN1 scope. In my understanding:  For Alt2, it is not clear how many IEs can be resued and how many IEs expecially madataory IEs will be ignored by TRS. It is not one hundred percent resue from RRC signalling point of view. The MAC CE, i.e. Aperiodic CSI Trigger State Subselection MAC CE, is used to do sub-selection from RRC configured Aperiodic CSI Trigger State, e.g. at most 8 states will be activated via MAC CE, and the DCI will indicate the last triggered Aperiodic CSI Trigger State. However, the new MAC CE for TRS activation will only include one activated state for TRS activation. So the MAC CE is also not same as legacy.  To Huawei’s question, it is our view that the new MAC CE/RRC signaling will be not related in anyway to the AP\_CSI signaling, just reuse the same type of framework and triggering, except that instead of DCI, MAC CE does the trigger. |
| Futurewei | Alt1 | We prefer to have a MAC CE including the bit-map for SCell(s) activation and Z-bits TRS ID(s) correspond to each activated SCell. Each TRS ID addresses to a complete set of configuration of the TRS including the gap and offset. One set of configurations could including configurations of multiple operation states. The value of Z-bits depending on how many TRSs for selection at activation. If Z=2, there are 3 TRSs could be selected for activation. If Z=4, 15 TRSs could be selected for activation (*need input from RAN1 to determine Z*). To minimize the size of MAC CE for activation, only the TRS IDs corresponding to activated SCells are included.  The TRS configuration should be per cell. Then, there should be limited number of TRSs to be pre-configured for the cell. Since TRS is only for SCell activation, there are limited number of alternative TRS configurations to be seleted at the activation of the SCell. Alt1 is straight forward and the size of MAC CE is smaller. The MAC CE formats we considered [6] are in principle the same as the rapporteur suggested above.  Alt2 would be based on *CSI-AperiodicTriggerStateList* configuration (see details in above Huawei comment). A-CSI configuration is much more complicated and different from SCell activation TRS configuration. For example, the following fields are not applicable to TRS: reportConfigId, qcl-info, csi-SSB-ResourceSet, csi-IM-ResourcesForInterference, nzp-CSI-RS-ResourcesForInterference. Even the nzp-CSI-RS field cannot be used for TRS as TRS configuration (with the offset and gap) is different. Anyway TRS has to be configure separately from the nzp-CSI-RS. In addition, the existing IE CSI-AperiodicTriggerStateList contains hundreds of trigger states for CSI reporting purposes, which is very different from TRS-based SCell activation. Tangling TRS configuration with A-CSI-RS triggering state configuration makes the configuration much more complicated unless we intend to trigger both the TRS and A-CSI-RS at same time of SCell activation.  In addition, if Alt2 to include common states index for all the cells, globally very large number of the states are expected. If we use bit map to index the states as the legacy *Aperiodic CSI Trigger State Subselection MAC CE,* much more than one octets are required for indexing the trigger states for each activated SCell. More MAC signaling overhead are expected.  If trigger states are indexed by an ID number as suggested by different company, one octet can address up to 256 states (not sure if it is enough for common global configurations). Assuming only one octet is used for state addressing, if multiple states, e.g. 3 states, need to be activated together, three octets are required to trigger the three states of the TRS for a activated SCell. Again, bigger MAC CE size is required. Unless combination of the states can be configured together and activated at once, then there is no difference from Alt1. |
| LGE | Alt1 | If all possible cases are not configured, the flexibility for TRS configuration for SCell and TRS activation is lost, while if all possible cases are configured, there is a concern about RRC signaling overhead.  Regarding variable size of TRS index field, it is unclear how it does work. It should be discuss further. |
| Qualcomm | Alt-2 | We prefer Alt-2. For the MAC CE structure, we think there are two options for Alt-2 as described below. Our preference is Option 1.  The IEs, e.g., CSI-AperiodicTriggerState, in the discussion below refer to the CSI-AperiodicTriggerStateList IE in the RRC specification (38.331).  **Option 1:**  Currently, aperiodic CSI-RS/TRS triggering by a UL DCI format is realized by the following:   * A codepoint of the trigger field is associated with a CSI-AperiodicTriggerState  1. The CSI-AperiodicTriggerState is associated with one or multiple CSI-AssociatedReportConfigInfo, where:    * 1. Each CSI-AssociatedReportConfigInfo indicates a {NZP-CSI-RS-ResourceSet, qcl-Info} for an SCell indicated by carrier in CSI-ReportConfig   In other words, a codepoint of A-CSI field in a UL DCI format can trigger a group of NZP-CSI-RS resource sets that forms a temporary RS for each of a group of SCells. The network has full freedom of the RRC configuration for the association between each codepoint and the triggered temporary RS(s) on SCell(s).  Note that in Rel-16, the list of aperiodic CSI-RS/TRS triggering by a UL DCI format is the common list for all the purposes of aperiodic CSI-RS/TRS triggering such as tracking, CSI measurement, L1-RSRP measurement, etc.  For MAC-CE based temporary RS triggering, the above can simply be re-used. The flexibility is not an issue as it has not been an issue for legacy DCI-based aperiodic CSI-RS/TRS triggering.  **Option 2:**  In this option, for the MAC CE, for each activated SCell with temporary RS indication, we have the following fields:  1. SCell ID (Serving Cell ID).  2. BWP ID.  3. A Trigger state which can be represented by the following:   1. CSI-ReportConfigId. 2. Two sets of {NZP-CSI-RS-ResourceSetId, TCI-StateId}. The two sets correspond to the maximum number of 2 bursts in temporary RS, as agreed in RAN1.   CSI-ReportConfigId is an integer with values between 0 and 47. It requires a 6 bit representation.  NZP-CSI-RS-ResourceSetId is an integer with values between 0 and 63. It requires a 6 bit representation.  TCI-StateId is an integer with values between 0 and 127. It requires a 7 bit representation.  Therefore, a Trigger state can be represented by 6 + 2×(6 + 7) = 32 bits (4 octets).  For each activated SCell with temporary RS indication, in the MAC CE, we therefore need the following number of octets:  Octet 1: SCell ID (Serving Cell ID) + BWP ID.  Octets 2, 3, 4, 5: Trigger state.  This option also provides full flexibility. |
| Intel | Alt2 | We are also concerned abou the final MAC CE size with Alt1, and prefer Alt2 as it’s with low MAC CE signalling overhead. |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |

Based on RAN1#106e agreements, RAN1 agreed that following parameters are configured for temporary RS in RRC signanling.

* The number of temporary RS bursts;
* gap length between the RS bursts;
* The candidate value(s) of triggering offset(s);
* A list of temporary RS;

According RAN1 discussion and conlusion (refer to the figure 1 and 2), it is common understanding that the above parameters are per TRS configured and a list of TRS configuration is configured per SCell. It is also common understanding that only TRS index for one SCell will be included in new MAC CE. RAN1 also agreed that TRX index 0 will indecate no TRS activation even if the SCell is configured with TRS and the SCell is also activated from deactivated state, e.g. there is SSB nearby and no need to trigger TRS.

In RAN2 online discussion, there is FFS:

*FFS how we handle the case when some Scells use TRS and some don't.*

In my understanding, the SCell is optionally configured with TRS. If the TRS is configured, then the TRS may be triggered when SCell is activated from deactivation state in new MAC CE, e.g. there is SSB nearby. If the TRS is not triggetred the network will set TRS index 0. If the SCell is not configured with TRS or the TRS is nsot activated for this SCe, then the UE will follow the legacy behavior for this SCell.

**Rapporteur’s understanding for Alt1:**

* **Only when the SCell is configured with TRS and the SCell is activated from deactivated state, the corresponding TRS index of this SCell will be present in new MAC CE.**
* **Only when the SCell is configured with TRS and the SCell is activated from deactivated state, the TRS may be activated in new MAC CE (i.e. TRS index 0 indicate TRS is not activated, otherwise TRS is activated.).**
* **The TRS index of each SCell is ascending order of the SCell index.**
* **If the TRS of one SCell is not activated or the SCell is not configured with TRS, the UE follow legacy behavior as recevei leagay SCell A/D MAC CE.**

**Q2: Do companies agree the rapporteur’s understanding for Alt1?**

|  |  |  |
| --- | --- | --- |
| Company | Yes/No? | Comments |
| OPPO | Yes |  |
| vivo | Yes with comments | There is some wording ambitugity, so we suggest to clarify the understanding as following:  **Rapporteur’s understanding for Alt1:**   * **Only when the SCell is configured with TRS and the SCell is activated from deactivated state, the corresponding TRS index field of this SCell will be present in new MAC CE.** * **Only when the SCell is configured with TRS and the SCell is activated from deactivated state, the TRS may be activated in new MAC CE (i.e. TRS index field value ‘0’ indicate TRS is not activated, otherwise TRS is activated.).** * **The TRS index field of each SCell is in ascending order of the SCell index field.** * **If the TRS of one SCell is not activated or the SCell is not configured with TRS, i.e. the corresponding TRS index field is absent of this SCell in new MAC CE, the UE follow legacy behavior as receiving legacy SCell A/D MAC CE.** |
| Nokia | Question | If the SCell is configured in RRC with TRS but network does not want to activate TRS for that SCell then how the MAC CE looks like? Is ther index codepoint for the SCell indicating no TRS is activated?  [Huawei] In OPPO's example, TRS ID=0 means no TRS. An alternative is to have 2 bits per SCell, 1 bit activation + 1 bit TRS presence, and TRS ID is only included if both bits are set to 1. |
| Ericsson | Question | How many bits are used for TRS index per cell? |
| Huawei, HiSilicon | No | The format shown by OPPO can work.  It is also possible to have 2 bits per SCell, 1 bit activation + 1 bit TRS presence, and a list of TRS IDs is included for SCell for which both bits are set to 1.  If TRS ID is larger, the second alternative could be more compact.  RAN2 could choose after RAN1 indicates the number of TRS IDs for each SCell. |
| Futurewei | Yes | Agree with vivo on the re-wording |
| LGE | Yes | There is a case that need to be clarified.   * When the SCell is configured with TRS and the SCell is already activated, how the MAC CE looks like?   In our understanding, Ci bit is set to 1 (as in legacy) and TRS index value is not included. |
| Intel | Yes with comments | The following description also applies to Alt2:   * **Only when the SCell is configured with TRS and the SCell is activated from deactivated state, the corresponding TRS trigger state id will be present in new MAC CE.** |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |

For Alt2, a list of TRS trigger state will be pre-configured in RRC siganlling. And only one TRS state id will be included in MAC CE for all SCells. However, it is not clear how to define the field size of TRS trigger state in new MAC CE.

**Rapporteur’s understanding for Alt2:**

* **Only one TRS trigger state id is included for all SCells.**
* **The field size will be up to RAN1 and others open issues is up to RAN1 to identify.**

**Q3: Do companies agree the rapporteur’s understanding for Alt2?**

|  |  |  |
| --- | --- | --- |
| Company | Yes/No? | Comments |
| OPPO | Yes |  |
| vivo | Yes |  |
| Nokia | No | Why would the size be up to RAN1? Isn’t this RAN2 aspects to discuss? RAN1 needs to indicate fields and value ranges and RAN2 should have sufficient amount of index value(s) which should be naturally sized so that MAC CE is octet aligned (could be even RRC configurable) |
| Ericsson | Yes for the first bullet | Not sure why the rapporteur wants to emphasize the field size here for Alt2. Even if, in later releases, one finds that it is not sufficient, it can be easily extended. On the contrary, for the Alt1, it is not clear, depending on whether the number of bits for TRS index per cell is fixed or variable.. |
| Huawei, HiSilicon | Not sure | If companies really want to reuse existing specification, this raises questions:  - are the existing trigger states used? - can the same trigger state include both measurements (as today) and temporary RS for SCell activation? - can the subselection MAC CE select trigger states that include temporary RS for SCell activation? If so, will the CSI request field indicate them in DCI? - can the new MAC CE for temporary RS indicate a trigger state that includes reports?  Or do companies want to define something completely separate from trigger states which is just the ID of a combination of TRS for all SCells?  If completely separate, this can work but this is not reusing anything, while a list of TRS ID is much simpler. |
| Apple | Yes for 1st bullet | Same view as Ericsson. Also we fixed a typo in the question. |
| Futurewei | Not sure | So far it is not clear the details how the CSI-RS trigger state based approach – alt2 works for TRS triggering at the SCell activation. |
| LGE | Yes for 1st bullet | We are not sure whether 2nd bullset is RAN1 scope. |
| Qualcomm | No | Please see response to Q1. |
| Intel | Yes for 1st bullet | Same view as Ericsson. |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |

**Q4: Any other open issues need to confirm?**

|  |  |  |
| --- | --- | --- |
| Company | others? | Comments |
| Huawei, HiSilicon |  | How many TRS configurations per SCell RAN1 wants to support |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |

RAN4 will define the requirement for TRS based SCell activation, e.g. the timeline of the new MAC CE. So it is necessary to let RAN4 know RAN2 decision about TRS based SCell activation. For RAN1, the size of TRS index is up to RAN1 to decide if Alt1 is chosen and the field size of TRS trigger state id is up to RAN1 to decide if Alt2 is chosen.

**Q5: Do companies agree to send LS to RAN4/1 to include the following agrements and questions from RSN2 side?**

* **RAN2 agree to define one new MAC CE for both SCell A/D and corresponding TRS activation indiction. After the reception of the new MAC CE, UE will follow legacy behaviour for some SCells (i.e. without TRS activation)and UE will follow new behaviouir defined in 38.321CR for other SCells (with TRS activtion).**
* **For TRS activation part, RAN2 decide to use Alt1/2(TBD) and ask RAN1 to define the RRC parameters for TRS based SCell actiovation, i.e. the parameters and corresponding value scope.**

|  |  |  |
| --- | --- | --- |
| Company | Yes/No? | Comments |
| OPPO | Yes | For RAN4, the LS will help RAN4 to start their work.  For RAN1, the LS will help RAN1 to focus the part RAN1 should decide. |
| vivo | Yes, and | We suggest to send LS to RAN1/4 to discuss and determine the maximum number of Temporary RS Configurations that is actually needed for one SCell.  For alt 1, this will only affect the size of the MAC CE.  For alt 2, more issue may arise, e.g., if there are too many possible TRS configurations for one SCell, it seems alt 2 cannot work well with enough flexibility due to limited size of the TRS trigger state configuration list. |
| Nokia | Not sure (likely yes) | MAC CE should be able to activate SCells without activating TRS for some and activating it for some SCells. Why would we need any LS to RAN1. Isn’t it obvious that RAN2 defines solution? |
| ZTE | Prefer no | For the first bullet, when RAN4 specifies the UE requirements, we think they does not care whether old or new MAC CE is used. And the case that some SCells are activated, some are not in one MAC CE is RAN2 issue, we think RAN4 does not need to capture this scenario in their spec.  For the second bullet, if the intention is to ask RAN1 to define RRC parameters, maybe there is no needed, anyway, RAN1 will send required parameters list to RAN2, and they will check the progress in RAN2 if needed. |
| Ericsson | No | We don’t see a benefit in sending an LS that just copy/paste the agreement while the target group has already started the work. Once RAN2 make a decision between Alt1 and Alt2, Ran2 can further discuss if there are questions to ask for other groups. |
| Huawei, HiSilicon | No strong view | We don't see a strong need for an LS but would be ok. |
| Apple | No | Don’t think LS is needed. |
| Futurewei | Maybe Yes | We may need more information from RAN1 to help RAN2 decided how to configure and index TRS. For example how many TRSs are expected for selection at activation of a SCell in Alt1. How many trgger states are expected for all the cells in Alt2. Is DCI used for trigger state selection.  Just to clarify RAN2 agreed which would be reflected in the LS: **Define 2 eLCIDs for new MAC CEs with “one octet” SCell activation indication and with “four octet” SCell activation indication respectively.** |
| LGE | No strong view |  |
| Qualcomm | Yes |  |
| Intel | Yes | It would be good to let other WGs know. |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |

# Conclusions

Based on the discussion above, we propose:

# Reference

[1] R2-2109472 Discussion on TRS activation for fast SCell activation OPPO discussion Rel-17 LTE\_NR\_DC\_enh2-Core

[2] R2-2109473 Email report of [Post115-e][218][R17 DCCA] TRS-based SCell activation (OPPO) OPPO discussion Rel-17 LTE\_NR\_DC\_enh2-Core

[3] R2-2109657 Introduction of TRS based SCell activation OPPO CR Rel-17 38.321 16.6.0 1164 - B LTE\_NR\_DC\_enh2-Core

[4] R2-2110556 Temporary RS activation Nokia, Nokia Shanghai Bell discussion Rel-17 LTE\_NR\_DC\_enh2-Core

[5] R2-2110875 Temporary RS based fast SCell activation Huawei, HiSilicon discussion LTE\_NR\_DC\_enh2-Core

[6] R2-2110910 Discussion on support of Temporary RS for SCell activation Futurewei discussion Rel-17 LTE\_NR\_DC\_enh2-Core

[7]R2-2111201 Discussion on Temporary RS activation for fast SCell activation vivo discussion Rel-17 LTE\_NR\_DC\_enh2-Core R2-2110505