

Agenda item: AH 99
Source: Ericsson
Title: CR 25.211-079r2: Clarification of downlink phase reference
Document for: Decision

Introduction

It is common understanding that the use of adaptive antennas in UTRA FDD is supported for R3 in RAN1 and RAN2.

In order to efficiently support some forms of beamforming, the UE may need to use the dedicated pilots for channel estimation. That the UE should support this form of channel estimation has always been the assumption within RAN1, and this assumption was not changed by the introduction of the P-CPICH and S-CPICH. The RRC signalling does also explicitly provide the means to indicate this in the DPCH info for each radio link and in the S-CCPCH info, as shown in the extract from the RRC specification below.

----- Start copy from 25.331 (3.3.0) -----

8.5.7.6.12 Primary CPICH usage for channel estimation

If the IE "Primary CPICH usage for channel estimation" is included and has the value "Primary CPICH may be used" the UE:

- may use the Primary CPICH for channel estimation;
- may use the pilot bits on DPCCH for channel estimation.

If the IE "Primary CPICH usage for channel estimation" is included and has the value "Primary CPICH shall not be used" the UE:

- shall not use the Primary CPICH for channel estimation;
- may use the Secondary CPICH for channel estimation
- may use the pilot bits on DPCCH for channel estimation.

----- End copy from 25.331 (3.3.0) -----

As can be seen from above, it is possible to signal "P-CPICH shall not be used" and have no S-CPICH set up. In this case the UE can only use the dedicated pilots on the DPCCH for channel estimation for the DPCHs of this radio link. The same is true for the S-CCPCH, although the RRC specification is a bit sloppy in terminology, since the pilot bits are then not transmitted on the DPCCH.

Proposal

It is proposed to clarify in TS 25.211 that

- RRC can signal that the UE shall not use the P-CPICH as phase reference for a downlink DPCH or an S-CCPCH
- RRC can signal that the UE can use an S-CPICH as phase reference for a downlink DPCH or an S-CCPCH
- In some case, neither the P-CPICH nor any S-CPICH can be used as phase reference for a downlink DPCH or an S-CCPCH (in which case the dedicated pilots of downlink DPCH or the pilots of the S-CCPCH should be used).

A corresponding CR to TS 25.211 is attached.

CHANGE REQUEST

Please see embedded help file at the bottom of this page for instructions on how to fill in this form correctly.

25.211 CR 079r2

Current Version: **3.4.0**

GSM (AA.BB) or 3G (AA.BBB) specification number ?

? CR number as allocated by MCC support team

For submission to: **RAN#10**
 list expected approval meeting # here ?

for approval
 for information

strategic (for SMG use only)
 non-strategic

Form: CR cover sheet, version 2 for 3GPP and SMG The latest version of this form is available from: <ftp://ftp.3gpp.org/Information/CR-Formv2.doc>

Proposed change affects: (U)SIM ME UTRAN / Radio Core Network
 (at least one should be marked with an X)

Source: Ericsson **Date:** 2000-10-07

Subject: Clarification of downlink phase reference

Work item:

Category: F Correction **Release:** Phase 2
 A Corresponds to a correction in an earlier release Release 96
 B Addition of feature Release 97
 C Functional modification of feature Release 98
 D Editorial modification Release 99
 Release 00
 (only one category Shall be marked With an X)

Reason for change: To clarify that in some cases the P-CPICH cannot be used as phase reference for a downlink DPCH or an S-CCPCH, as signalled by higher layers. To further clarify that, in some cases, neither the P-CPICH nor an S-CPICH can be used as a phase reference for a downlink DPCH or an S-CCPCH.

Clauses affected: 5.3.3.1

Other specs Affected: Other 3G core specifications ? List of CRs:
 Other GSM core specifications ? List of CRs:
 MS test specifications ? List of CRs:
 BSS test specifications ? List of CRs:
 O&M specifications ? List of CRs:

Other comments:

5.3.2 Dedicated downlink physical channels

There is only one type of downlink dedicated physical channel, the Downlink Dedicated Physical Channel (downlink DPCH).

Within one downlink DPCH, dedicated data generated at Layer 2 and above, i.e. the dedicated transport channel (DCH), is transmitted in time-multiplex with control information generated at Layer 1 (known pilot bits, TPC commands, and an optional TFCI). The downlink DPCH can thus be seen as a time multiplex of a downlink DPDCH and a downlink DPCCH, compare subclause 5.2.1.

Figure 9 shows the frame structure of the downlink DPCH. Each frame of length 10 ms is split into 15 slots, each of length $T_{slot} = 2560$ chips, corresponding to one power-control period.




Figure 9: Frame structure for downlink DPCH

The parameter k in figure 9 determines the total number of bits per downlink DPCH slot. It is related to the spreading factor SF of the physical channel as $SF = 512/2^k$. The spreading factor may thus range from 512 down to 4.

The exact number of bits of the different downlink DPCH fields (N_{pilot} , N_{TPC} , N_{TFCI} , N_{data1} and N_{data2}) is given in table 11. What slot format to use is configured by higher layers and can also be reconfigured by higher layers.

There are basically two types of downlink Dedicated Physical Channels; those that include TFCI (e.g. for several simultaneous services) and those that do not include TFCI (e.g. for fixed-rate services). These types are reflected by the duplicated rows of table 11. It is the UTRAN that determines if a TFCI should be transmitted and it is mandatory for all UEs to support the use of TFCI in the downlink. The mapping of TFCI bits onto slots is described in [3].

In compressed mode, a different slot format is used compared to normal mode. There are two possible compressed slot formats that are labelled A and B. Format B is used for compressed mode by spreading factor reduction and format A is used for all other transmission time reduction methods. The channel bit and symbol rates given in table 11 are the rates immediately before spreading.

Table 11: DPDCH and DPCCH fields

Slot Format #i	Channel Bit Rate (kbps)	Channel Symbol Rate (ksps)	SF	Bits/Slot	DPDCH Bits/Slot		DPCCH Bits/Slot			Transmitted slots per radio frame N _{Tr}
					N _{Data1}	N _{Data2}	N _{TPC}	N _{TFCI}	N _{Pilot}	
0	15	7.5	512	10	0	4	2	0	4	15
0A	15	7.5	512	10	0	4	2	0	4	8-14
0B	30	15	256	20	0	8	4	0	8	8-14
1	15	7.5	512	10	0	2	2	2	4	15
1B	30	15	256	20	0	4	4	4	8	8-14
2	30	15	256	20	2	14	2	0	2	15
2A	30	15	256	20	2	14	2	0	2	8-14
2B	60	30	128	40	4	28	4	0	4	8-14
3	30	15	256	20	2	12	2	2	2	15
3A	30	15	256	20	2	10	2	4	2	8-14
3B	60	30	128	40	4	24	4	4	4	8-14
4	30	15	256	20	2	12	2	0	4	15
4A	30	15	256	20	2	12	2	0	4	8-14
4B	60	30	128	40	4	24	4	0	8	8-14
5	30	15	256	20	2	10	2	2	4	15
5A	30	15	256	20	2	8	2	4	4	8-14
5B	60	30	128	40	4	20	4	4	8	8-14
6	30	15	256	20	2	8	2	0	8	15
6A	30	15	256	20	2	8	2	0	8	8-14
6B	60	30	128	40	4	16	4	0	16	8-14
7	30	15	256	20	2	6	2	2	8	15
7A	30	15	256	20	2	4	2	4	8	8-14
7B	60	30	128	40	4	12	4	4	16	8-14
8	60	30	128	40	6	28	2	0	4	15
8A	60	30	128	40	6	28	2	0	4	8-14
8B	120	60	64	80	12	56	4	0	8	8-14
9	60	30	128	40	6	26	2	2	4	15
9A	60	30	128	40	6	24	2	4	4	8-14
9B	120	60	64	80	12	52	4	4	8	8-14
10	60	30	128	40	6	24	2	0	8	15
10A	60	30	128	40	6	24	2	0	8	8-14
10B	120	60	64	80	12	48	4	0	16	8-14
11	60	30	128	40	6	22	2	2	8	15
11A	60	30	128	40	6	20	2	4	8	8-14
11B	120	60	64	80	12	44	4	4	16	8-14
12	120	60	64	80	12	48	4	8*	8	15
12A	120	60	64	80	12	40	4	16*	8	8-14
12B	240	120	32	160	24	96	8	16*	16	8-14
13	240	120	32	160	28	112	4	8*	8	15
13A	240	120	32	160	28	104	4	16*	8	8-14
13B	480	240	16	320	56	224	8	16*	16	8-14
14	480	240	16	320	56	232	8	8*	16	15
14A	480	240	16	320	56	224	8	16*	16	8-14
14B	960	480	8	640	112	464	16	16*	32	8-14
15	960	480	8	640	120	488	8	8*	16	15
15A	960	480	8	640	120	480	8	16*	16	8-14
15B	1920	960	4	1280	240	976	16	16*	32	8-14
16	1920	960	4	1280	248	1000	8	8*	16	15
16A	1920	960	4	1280	248	992	8	16*	16	8-14

* If TFCI bits are not used, then DTX shall be used in TFCI field.

NOTE1: Compressed mode is only supported through spreading factor reduction for SF=512 with TFCI.

NOTE2: Compressed mode by spreading factor reduction is not supported for SF=4.

The pilot bit patterns are described in table 12. The shadowed column part of pilot bit pattern is defined as FSW and FSWs can be used to confirm frame synchronization. (The value of the pilot bit pattern other than FSWs shall be "11".) In table 12, the transmission order is from left to right.

In downlink compressed mode through spreading factor reduction, the number of bits in the TPC and Pilot fields are doubled. Symbol repetition is used to fill up the fields. Denote the bits in one of these fields in normal mode by $x_1, x_2, x_3, \dots, x_X$. In compressed mode the following bit sequence is sent in corresponding field: $x_1, x_2, x_1, x_2, x_3, x_4, x_3, x_4, \dots, x_X$.

Table 12: Pilot bit patterns for downlink DPCCH with $N_{\text{pilot}} = 2, 4, 8$ and 16

Symbol #	$N_{\text{pilot}} = 2$	$N_{\text{pilot}} = 4$ (*1)		$N_{\text{pilot}} = 8$ (*2)				$N_{\text{pilot}} = 16$ (*3)							
	0	0	1	0	1	2	3	0	1	2	3	4	5	6	7
Slot #0	11	11	11	11	11	11	10	11	11	11	10	11	11	11	10
1	00	11	00	11	00	11	10	11	00	11	10	11	11	11	00
2	01	11	01	11	01	11	01	11	01	11	01	11	10	11	00
3	00	11	00	11	00	11	00	11	00	11	00	11	01	11	10
4	10	11	10	11	10	11	01	11	10	11	01	11	11	11	11
5	11	11	11	11	11	11	10	11	11	11	10	11	01	11	01
6	11	11	11	11	11	11	00	11	11	11	00	11	10	11	11
7	10	11	10	11	10	11	00	11	10	11	00	11	10	11	00
8	01	11	01	11	01	11	10	11	01	11	10	11	00	11	11
9	11	11	11	11	11	11	11	11	11	11	11	11	00	11	11
10	01	11	01	11	01	11	01	11	01	11	01	11	11	11	10
11	10	11	10	11	10	11	11	11	10	11	11	11	00	11	10
12	10	11	10	11	10	11	00	11	10	11	00	11	01	11	01
13	00	11	00	11	00	11	11	11	00	11	11	11	00	11	00
14	00	11	00	11	00	11	11	11	00	11	11	11	10	11	01

NOTE *1: This pattern is used except slot formats 2B and 3B.

NOTE *2: This pattern is used except slot formats 0B, 1B, 4B, 5B, 8B, and 9B.

NOTE *3: This pattern is used except slot formats 6B, 7B, 10B, 11B, 12B, and 13B.

NOTE: For slot format nB where $n = 0, \dots, 15$, the pilot bit pattern corresponding to $N_{\text{pilot}}/2$ is to be used and symbol repetition shall be applied.

The relationship between the TPC symbol and the transmitter power control command is presented in table 13.

Table 13: TPC Bit Pattern

TPC Bit Pattern			Transmitter power control command
$N_{\text{TPC}} = 2$	$N_{\text{TPC}} = 4$	$N_{\text{TPC}} = 8$	
11	1111	11111111	1
00	0000	00000000	0

Multicode transmission may be employed in the downlink, i.e. the CCTrCH (see [3]) is mapped onto several parallel downlink DPCHs using the same spreading factor. In this case, the Layer 1 control information is transmitted only on the first downlink DPCH. DTX bits are transmitted during the corresponding time period for the additional downlink DPCHs, see figure 10.

In case there are several CCTrCHs mapped to different DPCHs transmitted to the same UE different spreading factors can be used on DPCHs to which different CCTrCHs are mapped. Also in this case, Layer 1 control information is only transmitted on the first DPCH while DTX bits are transmitted during the corresponding time period for the additional DPCHs.




Figure 10: Downlink slot format in case of multi-code transmission

A power control preamble may be used for initialisation of a DCH. The DL DPCCH shall take the same slot format in the power control preamble as afterwards, as given in Table 11, with the restriction that DTX shall be used in the DL DPDCH fields in the power control preamble. The length of the power control preamble is a UE-specific higher-layer parameter, N_{pcp} (see [5], section 5.1.2.4), signalled by the network. When $N_{pcp} > 0$, the pilot patterns from slot #(15 - N_{pcp}) to slot #14 of table 12 shall be used. The TFCI field is filled with "1" bits.

5.3.3 Common downlink physical channels

5.3.3.1 Common Pilot Channel (CPICH)

The CPICH is a fixed rate (30 kbps, SF=256) downlink physical channel that carries a pre-defined bit/symbol sequence. Figure 13 shows the frame structure of the CPICH.




Figure 13: Frame structure for Common Pilot Channel

In case transmit diversity (open or closed loop) is used on any downlink channel in the cell, the CPICH shall be transmitted from both antennas using the same channelization and scrambling code. In this case, the pre-defined symbol sequence of the CPICH is different for Antenna 1 and Antenna 2, see figure 14. In case of no transmit diversity, the symbol sequence of Antenna 1 in figure 14 is used.




Figure 14: Modulation pattern for Common Pilot Channel (with A = 1+j)

There are two types of Common pilot channels, the Primary and Secondary CPICH. They differ in their use and the limitations placed on their physical features.

5.3.3.1.1 Primary Common Pilot Channel (P-CPICH)

The Primary Common Pilot Channel (P-CPICH) has the following characteristics:

- The same channelization code is always used for the P-CPICH, see [4];
- The P-CPICH is scrambled by the primary scrambling code, see [4];
- There is one and only one P-CPICH per cell;
- The P-CPICH is broadcast over the entire cell.

The Primary CPICH is ~~a~~ the phase reference for the following downlink channels: SCH, Primary CCPCH, AICH, PICH ~~AP-AICH, CD/CA-ICH, CSICH, and the S-CCPCH carrying PCH~~. ~~By default, t~~ The Primary CPICH is also ~~a~~ the ~~default~~ phase reference for ~~all other downlink physical channels~~. ~~S-CCPCH carrying FACH only and downlink DPCH~~. ~~The UE is informed by higher layer signalling if the P-CPICH is not a phase reference for an S-CCPCH carrying FACH or a downlink DPCH.~~

5.3.3.1.2 Secondary Common Pilot Channel (S-CPICH)

A Secondary Common Pilot Channel (S-CPICH) has the following characteristics:

- An arbitrary channelization code of $SF=256$ is used for the S-CPICH, see [4];
 - A S-CPICH is scrambled by either the primary or a secondary scrambling code, see [4];
 - There may be zero, one, or several S-CPICH per cell;
 - A S-CPICH may be transmitted over the entire cell or only over a part of the cell;
- A Secondary CPICH may be the phase reference for the Secondary CCPCH carrying FACH only and/or the downlink DPCH. If this is the case, the UE is informed about this by higher-layer signalling.

Note that it is possible that neither the P-CPICH nor any S-CPICH is a phase reference for an S-CCPCH carrying FACH only or a downlink DPCH.

5.3.3.3 Secondary Common Control Physical Channel (S-CCPCH)

The Secondary CCPCH is used to carry the FACH and PCH. There are two types of Secondary CCPCH: those that include TFCI and those that do not include TFCI. It is the UTRAN that determines if a TFCI should be transmitted, hence making it mandatory for all UEs to support the use of TFCI. The set of possible rates for the Secondary CCPCH is the same as for the downlink DPCH, see subclause 5.3.2. The frame structure of the Secondary CCPCH is shown in figure 17.




Figure 17: Frame structure for Secondary Common Control Physical Channel

The parameter k in figure 17 determines the total number of bits per downlink Secondary CCPCH slot. It is related to the spreading factor SF of the physical channel as $SF = 256/2^k$. The spreading factor range is from 256 down to 4.

The values for the number of bits per field are given in table 16. The channel bit and symbol rates given in table 16 are the rates immediately before spreading. The pilot patterns are given in table 17.

The FACH and PCH can be mapped to the same or to separate Secondary CCPCHs. If FACH and PCH are mapped to the same Secondary CCPCH, they can be mapped to the same frame. The main difference between a CCPCH and a downlink dedicated physical channel is that a CCPCH is not inner-loop power controlled. The main difference between the Primary and Secondary CCPCH is that the transport channel mapped to the Primary CCPCH (BCH) can only have a fixed predefined transport format combination, while the Secondary CCPCH support multiple transport format combinations using TFCI. Furthermore, a Primary CCPCH is transmitted over the entire cell while a Secondary CCPCH may be transmitted in a narrow lobe in the same way as a dedicated physical channel (only valid for a Secondary CCPCH carrying the FACH).

Table 16: Secondary CCPCH fields

Slot Format #i	Channel Bit Rate (kbps)	Channel Symbol Rate (ksps)	SF	Bits/ Frame	Bits/ Slot	N _{data}	N _{pilot}	N _{TFCI}
0	30	15	256	300	20	20	0	0
1	30	15	256	300	20	12	8	0
2	30	15	256	300	20	18	0	2
3	30	15	256	300	20	10	8	2
4	60	30	128	600	40	40	0	0
5	60	30	128	600	40	32	8	0
6	60	30	128	600	40	38	0	2
7	60	30	128	600	40	30	8	2
8	120	60	64	1200	80	72	0	8*
9	120	60	64	1200	80	64	8	8*
10	240	120	32	2400	160	152	0	8*
11	240	120	32	2400	160	144	8	8*
12	480	240	16	4800	320	312	0	8*
13	480	240	16	4800	320	296	16	8*
14	960	480	8	9600	640	632	0	8*
15	960	480	8	9600	640	616	16	8*
16	1920	960	4	19200	1280	1272	0	8*
17	1920	960	4	19200	1280	1256	16	8*

* If TFCI bits are not used, then DTX shall be used in TFCI field.

The pilot symbol pattern is described in table 17. The shadowed part can be used as frame synchronization words. (The symbol pattern of pilot symbols other than the frame synchronization word shall be "11"). In table 17, the transmission order is from left to right. (Each two-bit pair represents an I/Q pair of QPSK modulation.)

Table 17: Pilot Symbol Pattern

Symbol #	N _{pilot} = 8				N _{pilot} = 16							
	0	1	2	3	0	1	2	3	4	5	6	7
Slot #0	11	11	11	10	11	11	11	10	11	11	11	10
1	11	00	11	10	11	00	11	10	11	11	11	00
2	11	01	11	01	11	01	11	01	11	10	11	00
3	11	00	11	00	11	00	11	00	11	01	11	10
4	11	10	11	01	11	10	11	01	11	11	11	11
5	11	11	11	10	11	11	11	10	11	01	11	01
6	11	11	11	00	11	11	11	00	11	10	11	11
7	11	10	11	00	11	10	11	00	11	10	11	00
8	11	01	11	10	11	01	11	10	11	00	11	11
9	11	11	11	11	11	11	11	11	11	00	11	11
10	11	01	11	01	11	01	11	01	11	11	11	10
11	11	10	11	11	11	10	11	11	11	00	11	10
12	11	10	11	00	11	10	11	00	11	01	11	01
13	11	00	11	11	11	00	11	11	11	00	11	00
14	11	00	11	11	11	00	11	11	11	10	11	01

For slot formats using TFCI, the TFCI value in each radio frame corresponds to a certain transport format combination of the FACHs and/or PCHs currently in use. This correspondence is (re-)negotiated at each FACH/PCH addition/removal. The mapping of the TFCI bits onto slots is described in [3].