TSG-RAN Meeting #10
Bangkok, Thailand, 6 - 8 December 2000

RP-000537

Title: **Agreed CRs to TS 25.211**

Source: **TSG-RAN WG1**

Agenda item: **5.1.3**

No.	R1 T-doc	Spec	CR	Rev	Subject	Cat	V_old	V_new
1	R1-00-1296	25.211	079	2	Clarification of downlink phase reference	F	3.4.0	3.5.0
2	R1-00-1260	25.211	083	1	DL Transmission in the case of invalid data frames	F	3.4.0	3.5.0
3	R1-00-1194	25.211	084	-	Clarification of figure 28	F	3.4.0	3.5.0
4	R1-00-1289	25.211	087	-	RACH message part length	F	3.4.0	3.5.0
5	R1-00-1333	25.211	088	-	Clarifications on power control preambles	F	3.4.0	3.5.0
6	R1-00-1430	25.211	089	1	Proposed CR to 25.211 for transfer of CSICH Information from Layer 3 Specification	F	3.4.0	3.5.0
7	R1-00-1405	25.211	090	-	PCPCH/DL-DPCCH Timing Relationship	F	3.4.0	3.5.0

3GPP TSG RAN Meeting #10
Bangkok, Thailand, 6-8, December 2000

Document R1-00-1296
e.g. for 3GPP use the format TP-99xxx
or for SMG, use the format P-99-xxx

CHANGE REQUEST

Please see embedded help file at the bottom of this page for instructions on how to fill in this form correctly.

25.211	CR	079r2	Current Version:	3.4.0

GSM (AA.BB) or 3G (AA.BBB) specification number ↑ *↑ CR number as allocated by MCC support team*

For submission to:	RAN#10	for approval	X	strategic		(for SMG use only)
list expected approval meeting # here ↑		for information		non-strategic		

Form: CR cover sheet, version 2 for 3GPP and SMG *The latest version of this form is available from: ftp://ftp.3gpp.org/Information/CR-Form-v2.doc*

Proposed change affects: *(at least one should be marked with an X)*	(U)SIM		ME	X	UTRAN / Radio	X	Core Network	

Source: TSG RAN WG1 **Date:** 2000-10-07

Subject: Clarification of downlink phase reference

Work item:

Category: *(only one category Shall be marked With an X)*

F	Correction	X	**Release:**	Phase 2	
A	Corresponds to a correction in an earlier release			Release 96	
B	Addition of feature			Release 97	
C	Functional modification of feature			Release 98	
D	Editorial modification			Release 99	X
				Release 00	

Reason for change: To clarify that in some cases the P-CPICH cannot be used as phase reference for a downlink DPCH or an S-CCPCH, as signalled by higher layers. To further clarify that, in some cases, neither the P-CPICH nor an S-CPICH can be used as a phase reference for a downlink DPCH or an S-CCPCH.

Clauses affected: 5.3.3.1

Other specs Affected:

Other 3G core specifications		→ List of CRs:
Other GSM core specifications		→ List of CRs:
MS test specifications		→ List of CRs:
BSS test specifications		→ List of CRs:
O&M specifications		→ List of CRs:

Other comments:

5.3.2 Dedicated downlink physical channels

There is only one type of downlink dedicated physical channel, the Downlink Dedicated Physical Channel (downlink DPCH).

Within one downlink DPCH, dedicated data generated at Layer 2 and above, i.e. the dedicated transport channel (DCH), is transmitted in time-multiplex with control information generated at Layer 1 (known pilot bits, TPC commands, and an optional TFCI). The downlink DPCH can thus be seen as a time multiplex of a downlink DPDCH and a downlink DPCCH, compare subclause 5.2.1.

Figure 9 shows the frame structure of the downlink DPCH. Each frame of length 10 ms is split into 15 slots, each of length T_{slot} = 2560 chips, corresponding to one power-control period.



Figure 9: Frame structure for downlink DPCH

The parameter k in figure 9 determines the total number of bits per downlink DPCH slot. It is related to the spreading factor SF of the physical channel as $SF = 512/2^k$. The spreading factor may thus range from 512 down to 4.

The exact number of bits of the different downlink DPCH fields (N_{pilot}, N_{TPC}, N_{TFCI}, N_{data1} and N_{data2}) is given in table 11. What slot format to use is configured by higher layers and can also be reconfigured by higher layers.

There are basically two types of downlink Dedicated Physical Channels; those that include TFCI (e.g. for several simultaneous services) and those that do not include TFCI (e.g. for fixed-rate services). These types are reflected by the duplicated rows of table 11. It is the UTRAN that determines if a TFCI should be transmitted and it is mandatory for all UEs to support the use of TFCI in the downlink. The mapping of TFCI bits onto slots is described in [3].

In compressed mode, a different slot format is used compared to normal mode. There are two possible compressed slot formats that are labelled A and B. Format B is used for compressed mode by spreading factor reduction and format A is used for all other transmission time reduction methods. The channel bit and symbol rates given in table 11 are the rates immediately before spreading.

Table 11: DPDCH and DPCCH fields

Slot Format #i	Channel Bit Rate (kbps)	Channel Symbol Rate (ksps)	SF	Bits/ Slot	DPDCH Bits/Slot		DPCCH Bits/Slot			Transmitted slots per radio frame N_{Tr}
					N_{Data1}	N_{Data2}	N_{TPC}	N_{TFCI}	N_{Pilot}	
0	15	7.5	512	10	0	4	2	0	4	15
0A	15	7.5	512	10	0	4	2	0	4	8-14
0B	30	15	256	20	0	8	4	0	8	8-14
1	15	7.5	512	10	0	2	2	2	4	15
1B	30	15	256	20	0	4	4	4	8	8-14
2	30	15	256	20	2	14	2	0	2	15
2A	30	15	256	20	2	14	2	0	2	8-14
2B	60	30	128	40	4	28	4	0	4	8-14
3	30	15	256	20	2	12	2	2	2	15
3A	30	15	256	20	2	10	2	4	2	8-14
3B	60	30	128	40	4	24	4	4	4	8-14
4	30	15	256	20	2	12	2	0	4	15
4A	30	15	256	20	2	12	2	0	4	8-14
4B	60	30	128	40	4	24	4	0	8	8-14
5	30	15	256	20	2	10	2	2	4	15
5A	30	15	256	20	2	8	2	4	4	8-14
5B	60	30	128	40	4	20	4	4	8	8-14
6	30	15	256	20	2	8	2	0	8	15
6A	30	15	256	20	2	8	2	0	8	8-14
6B	60	30	128	40	4	16	4	0	16	8-14
7	30	15	256	20	2	6	2	2	8	15
7A	30	15	256	20	2	4	2	4	8	8-14
7B	60	30	128	40	4	12	4	4	16	8-14
8	60	30	128	40	6	28	2	0	4	15
8A	60	30	128	40	6	28	2	0	4	8-14
8B	120	60	64	80	12	56	4	0	8	8-14
9	60	30	128	40	6	26	2	2	4	15
9A	60	30	128	40	6	24	2	4	4	8-14
9B	120	60	64	80	12	52	4	4	8	8-14
10	60	30	128	40	6	24	2	0	8	15
10A	60	30	128	40	6	24	2	0	8	8-14
10B	120	60	64	80	12	48	4	0	16	8-14
11	60	30	128	40	6	22	2	2	8	15
11A	60	30	128	40	6	20	2	4	8	8-14
11B	120	60	64	80	12	44	4	4	16	8-14
12	120	60	64	80	12	48	4	8*	8	15
12A	120	60	64	80	12	40	4	16*	8	8-14
12B	240	120	32	160	24	96	8	16*	16	8-14
13	240	120	32	160	28	112	4	8*	8	15
13A	240	120	32	160	28	104	4	16*	8	8-14
13B	480	240	16	320	56	224	8	16*	16	8-14
14	480	240	16	320	56	232	8	8*	16	15
14A	480	240	16	320	56	224	8	16*	16	8-14
14B	960	480	8	640	112	464	16	16*	32	8-14
15	960	480	8	640	120	488	8	8*	16	15
15A	960	480	8	640	120	480	8	16*	16	8-14
15B	1920	960	4	1280	240	976	16	16*	32	8-14
16	1920	960	4	1280	248	1000	8	8*	16	15
16A	1920	960	4	1280	248	992	8	16*	16	8-14

* If TFCI bits are not used, then DTX shall be used in TFCI field.

NOTE1: Compressed mode is only supported through spreading factor reduction for SF=512 with TFCI.

NOTE2: Compressed mode by spreading factor reduction is not supported for SF=4.

The pilot bit patterns are described in table 12. The shadowed column part of pilot bit pattern is defined as FSW and FSWs can be used to confirm frame synchronization. (The value of the pilot bit pattern other than FSWs shall be "11".) In table 12, the transmission order is from left to right.

In downlink compressed mode through spreading factor reduction, the number of bits in the TPC and Pilot fields are doubled. Symbol repetition is used to fill up the fields. Denote the bits in one of these fields in normal mode by x_1, x_2, x_3, …, x_X. In compressed mode the following bit sequence is sent in corresponding field: x_1, x_2, x_1, x_2, x_3, x_4, x_3, x_4,…, x_X,.

Table 12: Pilot bit patterns for downlink DPCCH with N_{pilot} = 2, 4, 8 and 16

	N_{pilot} = 2	N_{pilot} = 4 (*1)		N_{pilot} = 8 (*2)				N_{pilot} = 16 (*3)							
Symbol #	0	0	1	0	1	2	3	0	1	2	3	4	5	6	7
Slot #0	11	11	11	11	11	11	10	11	11	11	10	11	11	11	10
1	00	11	00	11	00	11	10	11	00	11	10	11	11	11	00
2	01	11	01	11	01	11	01	11	01	11	01	11	10	11	00
3	00	11	00	11	00	11	00	11	00	11	00	11	01	11	10
4	10	11	10	11	10	11	01	11	10	11	01	11	11	11	11
5	11	11	11	11	11	11	10	11	11	11	10	11	01	11	01
6	11	11	11	11	11	11	00	11	11	11	00	11	10	11	11
7	10	11	10	11	10	11	00	11	10	11	00	11	10	11	00
8	01	11	01	11	01	11	10	11	01	11	10	11	00	11	11
9	11	11	11	11	11	11	11	11	11	11	11	11	00	11	11
10	01	11	01	11	01	11	01	11	01	11	01	11	11	11	10
11	10	11	10	11	10	11	11	11	10	11	11	11	00	11	10
12	10	11	10	11	10	11	00	11	10	11	00	11	01	11	01
13	00	11	00	11	00	11	11	11	00	11	11	11	00	11	00
14	00	11	00	11	00	11	11	11	00	11	11	11	10	11	01

NOTE *1: This pattern is used except slot formats 2B and 3B.

NOTE *2: This pattern is used except slot formats 0B, 1B, 4B, 5B, 8B, and 9B.

NOTE *3: This pattern is used except slot formats 6B, 7B, 10B, 11B, 12B, and 13B.

NOTE: For slot format *n*B where n = 0, …, 15, the pilot bit pattern corresponding to $N_{pilot}/2$ is to be used and symbol repetition shall be applied.

The relationship between the TPC symbol and the transmitter power control command is presented in table 13.

Table 13: TPC Bit Pattern

TPC Bit Pattern			Transmitter power control command
N_{TPC} = 2	N_{TPC} = 4	N_{TPC} = 8	
11	1111	11111111	1
00	0000	00000000	0

Multicode transmission may be employed in the downlink, i.e. the CCTrCH (see [3]) is mapped onto several parallel downlink DPCHs using the same spreading factor. In this case, the Layer 1 control information is transmitted only on the first downlink DPCH. DTX bits are transmitted during the corresponding time period for the additional downlink DPCHs, see figure 10.

In case there are several CCTrCHs mapped to different DPCHs transmitted to the same UE different spreading factors can be used on DPCHs to which different CCTrCHs are mapped. Also in this case, Layer 1 control information is only transmitted on the first DPCH while DTX bits are transmitted during the corresponding time period for the additional DPCHs.



Figure 10: Downlink slot format in case of multi-code transmission

A power control preamble may be used for initialisation of a DCH. The DL DPCH shall take the same slot format in the power control preamble as afterwards, as given in Table 11, with the restriction that DTX shall be used in the DL DPDCH fields in the power control preamble. The length of the power control preamble is a UE-specific higher-layer parameter, N_{pcp} (see [5], section 5.1.2.4), signalled by the network. When $N_{pcp} > 0$, the pilot patterns from slot #(15 – N_{pcp}) to slot #14 of table 12 shall be used. The TFCI field is filled with "1" bits.

5.3.3 Common downlink physical channels

5.3.3.1 Common Pilot Channel (CPICH)

The CPICH is a fixed rate (30 kbps, SF=256) downlink physical channel that carries a pre-defined bit/symbol sequence. Figure 13 shows the frame structure of the CPICH.



Figure 13: Frame structure for Common Pilot Channel

In case transmit diversity (open or closed loop) is used on any downlink channel in the cell, the CPICH shall be transmitted from both antennas using the same channelization and scrambling code. In this case, the pre-defined symbol sequence of the CPICH is different for Antenna 1 and Antenna 2, see figure 14. In case of no transmit diversity, the symbol sequence of Antenna 1 in figure 14 is used.



Figure 14: Modulation pattern for Common Pilot Channel (with A = 1+j)

There are two types of Common pilot channels, the Primary and Secondary CPICH. They differ in their use and the limitations placed on their physical features.

5.3.3.1.1 Primary Common Pilot Channel (P-CPICH)

The Primary Common Pilot Channel (P-CPICH) has the following characteristics:

- The same channelization code is always used for the P-CPICH, see [4];
- The P-CPICH is scrambled by the primary scrambling code, see [4];
- There is one and only one P-CPICH per cell;
- The P-CPICH is broadcast over the entire cell.

The Primary CPICH is a ~~the~~ phase reference for the following downlink channels: SCH, Primary CCPCH, AICH, PICH AP-AICH, CD/CA-ICH, CSICH, and the S-CCPCH carrying PCH. By default, t~~T~~he Primary CPICH is also a ~~the default~~ phase reference for ~~all other downlink physical channels~~ S-CCPCH carrying FACH only and downlink DPCH. The UE is informed by higher layer signalling if the P-CPICH is not a phase reference for an S-CCPCH carrying FACH or a downlink DPCH.

5.3.3.1.2 Secondary Common Pilot Channel (S-CPICH)

A Secondary Common Pilot Channel (S-CPICH) has the following characteristics:

- An arbitrary channelization code of SF=256 is used for the S-CPICH, see [4];
- A S-CPICH is scrambled by either the primary or a secondary scrambling code, see [4];
- There may be zero, one, or several S-CPICH per cell;
- A S-CPICH may be transmitted over the entire cell or only over a part of the cell;

-A Secondary CPICH may be athe phase reference for athe Secondary CCPCH carrying FACH only and/or athe downlink DPCH. If this is the case, the UE is informed about this by higher-layer signalling.

Note that it is possible that neither the P-CPICH nor any S-CPICH is a phase reference for an S-CCPCHcarrying FACH only or a downlink DPCH.

5.3.3.3 Secondary Common Control Physical Channel (S-CCPCH)

The Secondary CCPCH is used to carry the FACH and PCH. There are two types of Secondary CCPCH: those that include TFCI and those that do not include TFCI. It is the UTRAN that determines if a TFCI should be transmitted, hence making it mandatory for all UEs to support the use of TFCI. The set of possible rates for the Secondary CCPCH is the same as for the downlink DPCH, see subclause 5.3.2. The frame structure of the Secondary CCPCH is shown in figure 17.



Figure 17: Frame structure for Secondary Common Control Physical Channel

The parameter k in figure 17 determines the total number of bits per downlink Secondary CCPCH slot. It is related to the spreading factor SF of the physical channel as $SF = 256/2^k$. The spreading factor range is from 256 down to 4.

The values for the number of bits per field are given in table 16. The channel bit and symbol rates given in table 16 are the rates immediately before spreading. The pilot patterns are given in table 17.

The FACH and PCH can be mapped to the same or to separate Secondary CCPCHs. If FACH and PCH are mapped to the same Secondary CCPCH, they can be mapped to the same frame. The main difference between a CCPCH and a downlink dedicated physical channel is that a CCPCH is not inner-loop power controlled. The main difference between the Primary and Secondary CCPCH is that the transport channel mapped to the Primary CCPCH (BCH) can only have a fixed predefined transport format combination, while the Secondary CCPCH support multiple transport format combinations using TFCI. Furthermore, a Primary CCPCH is transmitted over the entire cell while a Secondary CCPCH may be transmitted in a narrow lobe in the same way as a dedicated physical channel (only valid for a Secondary CCPCH carrying the FACH).

Table 16: Secondary CCPCH fields

Slot Format #i	Channel Bit Rate (kbps)	Channel Symbol Rate (ksps)	SF	Bits/ Frame	Bits/ Slot	N_{data}	N_{pilot}	N_{TFCI}
0	30	15	256	300	20	20	0	0
1	30	15	256	300	20	12	8	0
2	30	15	256	300	20	18	0	2
3	30	15	256	300	20	10	8	2
4	60	30	128	600	40	40	0	0
5	60	30	128	600	40	32	8	0
6	60	30	128	600	40	38	0	2
7	60	30	128	600	40	30	8	2
8	120	60	64	1200	80	72	0	8*
9	120	60	64	1200	80	64	8	8*
10	240	120	32	2400	160	152	0	8*
11	240	120	32	2400	160	144	8	8*
12	480	240	16	4800	320	312	0	8*
13	480	240	16	4800	320	296	16	8*
14	960	480	8	9600	640	632	0	8*
15	960	480	8	9600	640	616	16	8*
16	1920	960	4	19200	1280	1272	0	8*
17	1920	960	4	19200	1280	1256	16	8*

* If TFCI bits are not used, then DTX shall be used in TFCI field.

The pilot symbol pattern is described in table 17. The shadowed part can be used as frame synchronization words. (The symbol pattern of pilot symbols other than the frame synchronization word shall be "11"). In table 17, the transmission order is from left to right. (Each two-bit pair represents an I/Q pair of QPSK modulation.)

Table 17: Pilot Symbol Pattern

	N_{pilot} = 8				N_{pilot} = 16							
Symbol #	0	1	2	3	0	1	2	3	4	5	6	7
Slot #0	11	11	11	10	11	11	11	10	11	11	11	10
1	11	00	11	10	11	00	11	10	11	11	11	00
2	11	01	11	01	11	01	11	01	11	10	11	00
3	11	00	11	00	11	00	11	00	11	01	11	10
4	11	10	11	01	11	10	11	01	11	11	11	11
5	11	11	11	10	11	11	11	10	11	01	11	01
6	11	11	11	00	11	11	11	00	11	10	11	11
7	11	10	11	00	11	10	11	00	11	10	11	00
8	11	01	11	10	11	01	11	10	11	00	11	11
9	11	11	11	11	11	11	11	11	11	00	11	11
10	11	01	11	01	11	01	11	01	11	11	11	10
11	11	10	11	11	11	10	11	11	11	00	11	10
12	11	10	11	00	11	10	11	00	11	01	11	01
13	11	00	11	11	11	00	11	11	11	00	11	00
14	11	00	11	11	11	00	11	11	11	10	11	01

For slot formats using TFCI, the TFCI value in each radio frame corresponds to a certain transport format combination of the FACHs and/or PCHs currently in use. This correspondence is (re-)negotiated at each FACH/PCH addition/removal. The mapping of the TFCI bits onto slots is described in [3].

3GPP TSG RAN Meeting #10
Bangkok, Thailand, 6-8, December 2000

Document R1-00-1260
e.g. for 3GPP use the format TP-99xxx
or for SMG, use the format P-99-xxx

CHANGE REQUEST

Please see embedded help file at the bottom of this page for instructions on how to fill in this form correctly.

25.211	CR	083r1	Current Version:	3.4.0 draft

GSM (AA.BB) or 3G (AA.BBB) specification number ↑ *↑ CR number as allocated by MCC support team*

For submission to: RAN #9 *list expected approval meeting # here ↑*

for approval [X]
for information [ ]

strategic [ ]
non-strategic [ ]
(for SMG use only)

Form: CR cover sheet, version 2 for 3GPP and SMG *The latest version of this form is available from:* ftp://ftp.3gpp.org/Information/CR-Form-v2.doc

Proposed change affects: *(at least one should be marked with an X)* (U)SIM [ ] ME [X] UTRAN / Radio [X] Core Network [ ]

Source: TSG RAN WG1 **Date:** 2000-09-15

Subject: DL Transmission in the case of invalid data frames

Work item:

Category: *(only one category shall be marked with an X)*

F	Correction	[X]
A	Corresponds to a correction in an earlier release	[ ]
B	Addition of feature	[ ]
C	Functional modification of feature	[ ]
D	Editorial modification	[ ]

Release:

Phase 2	[ ]
Release 96	[ ]
Release 97	[ ]
Release 98	[ ]
Release 99	[X]
Release 00	[ ]

Reason for change: Reference to 25.427 needed to cover downlink transmission in the case of an invalid combination of data frames

Clauses affected: 2, 5.3.2

Other specs affected:

Other 3G core specifications	[ ]	→ List of CRs:
Other GSM core specifications	[ ]	→ List of CRs:
MS test specifications	[ ]	→ List of CRs:
BSS test specifications	[ ]	→ List of CRs:
O&M specifications	[ ]	→ List of CRs:

Other comments:

help.doc

<--------- double-click here for help and instructions on how to create a CR.

2 References

The following documents contain provisions which, through reference in this text, constitute provisions of the present document.

- References are either specific (identified by date of publication, edition number, version number, etc.) or non-specific.
- For a specific reference, subsequent revisions do not apply.
- For a non-specific reference, the latest version applies.

[1] 3G TS 25.201: "Physical layer - general description".

[2] 3G TS 25.211: "Physical channels and mapping of transport channels onto physical channels (FDD)".

[3] 3G TS 25.212: "Multiplexing and channel coding (FDD)".

[4] 3G TS 25.213: "Spreading and modulation (FDD)".

[5] 3G TS 25.214: "Physical layer procedures (FDD)".

[6] 3G TS 25.221: "Transport channels and physical channels (TDD)".

[7] 3G TS 25.222: "Multiplexing and channel coding (TDD)".

[8] 3G TS 25.223: "Spreading and modulation (TDD)".

[9] 3G TS 25.224: "Physical layer procedures (TDD)".

[10] 3G TS 25.215: "Physical layer - Measurements (FDD)".

[11] 3G TS 25.301: "Radio Interface Protocol Architecture".

[12] 3G TS 25.302: "Services Provided by the Physical Layer".

[13] 3G TS 25.401: "UTRAN Overall Description".

[14] 3G TS 25.133: "Requirements for Support of Radio Resource Management (FDD)".

[15] 3G TS 25.427: "UTRAN Overall Description :UTRA Iub/Iur Interface User Plane Protocol for DCH data streams".

5.3.2 Dedicated downlink physical channels

There is only one type of downlink dedicated physical channel, the Downlink Dedicated Physical Channel (downlink DPCH).

Within one downlink DPCH, dedicated data generated at Layer 2 and above, i.e. the dedicated transport channel (DCH), is transmitted in time-multiplex with control information generated at Layer 1 (known pilot bits, TPC commands, and an optional TFCI). The downlink DPCH can thus be seen as a time multiplex of a downlink DPDCH and a downlink DPCCH, compare subclause 5.2.1.

Figure 9 shows the frame structure of the downlink DPCH. Each frame of length 10 ms is split into 15 slots, each of length T_{slot} = 2560 chips, corresponding to one power-control period.



Figure 9: Frame structure for downlink DPCH

The parameter k in figure 9 determines the total number of bits per downlink DPCH slot. It is related to the spreading factor SF of the physical channel as $SF = 512/2^k$. The spreading factor may thus range from 512 down to 4.

The exact number of bits of the different downlink DPCH fields (N_{pilot}, N_{TPC}, N_{TFCI}, N_{data1} and N_{data2}) is given in table 11. What slot format to use is configured by higher layers and can also be reconfigured by higher layers.

There are basically two types of downlink Dedicated Physical Channels; those that include TFCI (e.g. for several simultaneous services) and those that do not include TFCI (e.g. for fixed-rate services). These types are reflected by the duplicated rows of table 11. It is the UTRAN that determines if a TFCI should be transmitted and it is mandatory for all UEs to support the use of TFCI in the downlink. The mapping of TFCI bits onto slots is described in [3].

In compressed mode, a different slot format is used compared to normal mode. There are two possible compressed slot formats that are labelled A and B. Format B is used for compressed mode by spreading factor reduction and format A is used for all other transmission time reduction methods. The channel bit and symbol rates given in table 11 are the rates immediately before spreading.

Table 11: DPDCH and DPCCH fields

Slot Format #i	Channel Bit Rate (kbps)	Channel Symbol Rate (ksps)	SF	Bits/ Slot	DPDCH Bits/Slot		DPCCH Bits/Slot			Transmitted slots per radio frame N_{Tr}
					N_{Data1}	N_{Data2}	N_{TPC}	N_{TFCI}	N_{Pilot}	
0	15	7.5	512	10	0	4	2	0	4	15
0A	15	7.5	512	10	0	4	2	0	4	8-14
0B	30	15	256	20	0	8	4	0	8	8-14
1	15	7.5	512	10	0	2	2	2	4	15
1B	30	15	256	20	0	4	4	4	8	8-14
2	30	15	256	20	2	14	2	0	2	15
2A	30	15	256	20	2	14	2	0	2	8-14
2B	60	30	128	40	4	28	4	0	4	8-14
3	30	15	256	20	2	12	2	2	2	15
3A	30	15	256	20	2	10	2	4	2	8-14
3B	60	30	128	40	4	24	4	4	4	8-14
4	30	15	256	20	2	12	2	0	4	15
4A	30	15	256	20	2	12	2	0	4	8-14
4B	60	30	128	40	4	24	4	0	8	8-14
5	30	15	256	20	2	10	2	2	4	15
5A	30	15	256	20	2	8	2	4	4	8-14
5B	60	30	128	40	4	20	4	4	8	8-14
6	30	15	256	20	2	8	2	0	8	15
6A	30	15	256	20	2	8	2	0	8	8-14
6B	60	30	128	40	4	16	4	0	16	8-14
7	30	15	256	20	2	6	2	2	8	15
7A	30	15	256	20	2	4	2	4	8	8-14
7B	60	30	128	40	4	12	4	4	16	8-14
8	60	30	128	40	6	28	2	0	4	15
8A	60	30	128	40	6	28	2	0	4	8-14
8B	120	60	64	80	12	56	4	0	8	8-14
9	60	30	128	40	6	26	2	2	4	15
9A	60	30	128	40	6	24	2	4	4	8-14
9B	120	60	64	80	12	52	4	4	8	8-14
10	60	30	128	40	6	24	2	0	8	15
10A	60	30	128	40	6	24	2	0	8	8-14
10B	120	60	64	80	12	48	4	0	16	8-14
11	60	30	128	40	6	22	2	2	8	15
11A	60	30	128	40	6	20	2	4	8	8-14
11B	120	60	64	80	12	44	4	4	16	8-14
12	120	60	64	80	12	48	4	8*	8	15
12A	120	60	64	80	12	40	4	16*	8	8-14
12B	240	120	32	160	24	96	8	16*	16	8-14
13	240	120	32	160	28	112	4	8*	8	15
13A	240	120	32	160	28	104	4	16*	8	8-14
13B	480	240	16	320	56	224	8	16*	16	8-14
14	480	240	16	320	56	232	8	8*	16	15
14A	480	240	16	320	56	224	8	16*	16	8-14
14B	960	480	8	640	112	464	16	16*	32	8-14
15	960	480	8	640	120	488	8	8*	16	15
15A	960	480	8	640	120	480	8	16*	16	8-14
15B	1920	960	4	1280	240	976	16	16*	32	8-14
16	1920	960	4	1280	248	1000	8	8*	16	15
16A	1920	960	4	1280	248	992	8	16*	16	8-14

* If TFCI bits are not used, then DTX shall be used in TFCI field.

NOTE1: Compressed mode is only supported through spreading factor reduction for SF=512 with TFCI.

NOTE2: Compressed mode by spreading factor reduction is not supported for SF=4.

NOTE3: If the Node B receives an invalid combination of data frames for downlink transmission, the procedure specified in [15], sub-clause 5.1.2,may require the use of DTX in both the DPDCH and theTFCI field of the DPCCH.

The pilot bit patterns are described in table 12. The shadowed column part of pilot bit pattern is defined as FSW and FSWs can be used to confirm frame synchronization. (The value of the pilot bit pattern other than FSWs shall be "11".) In table 12, the transmission order is from left to right.

In downlink compressed mode through spreading factor reduction, the number of bits in the TPC and Pilot fields are doubled. Symbol repetition is used to fill up the fields. Denote the bits in one of these fields in normal mode by x_1, x_2, x_3, …, x_X. In compressed mode the following bit sequence is sent in corresponding field: x_1, x_2, x_1, x_2, x_3, x_4, x_3, x_4,…, x_X,.

Table 12: Pilot bit patterns for downlink DPCCH with N_{pilot} = 2, 4, 8 and 16

	N_{pilot} = 2	N_{pilot} = 4 (*1)		N_{pilot} = 8 (*2)				N_{pilot} = 16 (*3)							
Symbol #	0	0	1	0	1	2	3	0	1	2	3	4	5	6	7
Slot #0	11	11	11	11	11	11	10	11	11	11	10	11	11	11	10
1	00	11	00	11	00	11	10	11	00	11	10	11	11	11	00
2	01	11	01	11	01	11	01	11	01	11	01	11	10	11	00
3	00	11	00	11	00	11	00	11	00	11	00	11	01	11	10
4	10	11	10	11	10	11	01	11	10	11	01	11	11	11	11
5	11	11	11	11	11	11	10	11	11	11	10	11	01	11	01
6	11	11	11	11	11	11	00	11	11	11	00	11	10	11	11
7	10	11	10	11	10	11	00	11	10	11	00	11	10	11	00
8	01	11	01	11	01	11	10	11	01	11	10	11	00	11	11
9	11	11	11	11	11	11	11	11	11	11	11	11	00	11	11
10	01	11	01	11	01	11	01	11	01	11	01	11	11	11	10
11	10	11	10	11	10	11	11	11	10	11	11	11	00	11	10
12	10	11	10	11	10	11	00	11	10	11	00	11	01	11	01
13	00	11	00	11	00	11	11	11	00	11	11	11	00	11	00
14	00	11	00	11	00	11	11	11	00	11	11	11	10	11	01

NOTE *1: This pattern is used except slot formats 2B and 3B.

NOTE *2: This pattern is used except slot formats 0B, 1B, 4B, 5B, 8B, and 9B.

NOTE *3: This pattern is used except slot formats 6B, 7B, 10B, 11B, 12B, and 13B.

NOTE: For slot format *n*B where n = 0, …, 15, the pilot bit pattern corresponding to $N_{pilot}/2$ is to be used and symbol repetition shall be applied.

The relationship between the TPC symbol and the transmitter power control command is presented in table 13.

Table 13: TPC Bit Pattern

TPC Bit Pattern			Transmitter power control command
N_{TPC} = 2	N_{TPC} = 4	N_{TPC} = 8	
11	1111	11111111	1
00	0000	00000000	0

Multicode transmission may be employed in the downlink, i.e. the CCTrCH (see [3]) is mapped onto several parallel downlink DPCHs using the same spreading factor. In this case, the Layer 1 control information is transmitted only on the first downlink DPCH. DTX bits are transmitted during the corresponding time period for the additional downlink DPCHs, see figure 10.

In case there are several CCTrCHs mapped to different DPCHs transmitted to the same UE different spreading factors can be used on DPCHs to which different CCTrCHs are mapped. Also in this case, Layer 1 control information is only transmitted on the first DPCH while DTX bits are transmitted during the corresponding time period for the additional DPCHs.



Figure 10: Downlink slot format in case of multi-code transmission

A power control preamble may be used for initialisation of a DCH. The DL DPCH shall take the same slot format in the power control preamble as afterwards, as given in Table 11, with the restriction that DTX shall be used in the DL DPDCH fields in the power control preamble. The length of the power control preamble is a UE-specific higher-layer parameter, N_{pcp} (see [5], section 5.1.2.4), signalled by the network. When $N_{pcp} > 0$, the pilot patterns from slot #(15 – N_{pcp}) to slot #14 of table 12 shall be used. ~~The TFCI field is filled with "1" bits.~~

5.3.2.1 STTD for DPCH

The pilot bit pattern for the DPCH channel transmitted on antenna 2 is given in table 14.

- For N_{pilot} = 8, 16 the shadowed part indicates pilot bits that are obtained by STTD encoding the corresponding (shadowed) bits in Table 12. The non-shadowed pilot bit pattern is orthogonal to the corresponding (non-shadowed) pilot bit pattern in table 12.

- For N_{pilot} = 4, the diversity antenna pilot bit pattern is obtained by STTD encoding both the shadowed and non-shadowed pilot bits in table 12.

- For N_{pilot} = 2, the diversity antenna pilot pattern is obtained by STTD encoding the two pilot bits in table 12 with the last two bits (data or DTX) of the second data field (data2) of the slot. Thus for N_{pilot} = 2 case, the last two bits of the second data field (data 2) after STTD encoding, follow the diversity antenna pilot bits in Table 14.

STTD encoding for the DPDCH, TPC, and TFCI fields is done as described in subclause 5.3.1.1.1. For the SF=512 DPCH, the first two bits in each slot, i.e. TPC bits, are not STTD encoded and the same bits are transmitted with equal power from the two antennas. The remaining four bits are STTD encoded.

For compressed mode through spreading factor reduction and for $N_{pilot} > 4$, symbol repetition shall be applied to the pilot bit patterns of table 14, in the same manner as described in 5.3.2. For slot formats 2B and 3B, i.e. compressed mode through spreading factor reduction and $N_{pilot} = 4$, the pilot bits transmitted on antenna 2 are STTD encoded, and thus the pilot bit pattern is as shown in the most right set of table 14.

3GPP TSG RAN Meeting #10
Bangkok, Thailand, 6-8, December 2000

Document ***R1-00-1194***
e.g. for 3GPP use the format TP-99xxx
or for SMG, use the format P-99-xxx

CHANGE REQUEST

Please see embedded help file at the bottom of this page for instructions on how to fill in this form correctly.

25.211	CR	084	Current Version:	3.4.0

GSM (AA.BB) or 3G (AA.BBB) specification number ↑ *↑ CR number as allocated by MCC support team*

For submission to:	RAN#10	for approval	X	strategic		(for SMG use only)
list expected approval meeting # here ↑		for information		non-strategic		

Form: CR cover sheet, version 2 for 3GPP and SMG *The latest version of this form is available from: ftp://ftp.3gpp.org/Information/CR-Form-v2.doc*

Proposed change affects: (U)SIM [ ] ME [X] UTRAN / Radio [X] Core Network [ ]
(at least one should be marked with an X)

Source: TSG RAN WG1 **Date:** 2000-10-06

Subject: Clarification of figure 28

Work item:

Category: *(only one category Shall be marked With an X)*

F	Correction	X	
A	Corresponds to a correction in an earlier release		
B	Addition of feature		
C	Functional modification of feature		
D	Editorial modification		

Release:

Phase 2	
Release 96	
Release 97	
Release 98	
Release 99	X
Release 00	

Reason for change: Since there has been some misunderstanding of figure 28, the figure has been updated to make clear that e.g. “k:th S-CCPH” refers to the k:th S-CCPCH *physical channel* and not to the k:th radio frame of any S-CCPCH. The same is the case for the n:th DPCH.

Clauses affected: 7.1

Other specs Affected:

Other 3G core specifications	[ ]	→ List of CRs:
Other GSM core specifications	[ ]	→ List of CRs:
MS test specifications	[ ]	→ List of CRs:
BSS test specifications	[ ]	→ List of CRs:
O&M specifications	[ ]	→ List of CRs:

Other comments:

7.1 General

The P-CCPCH, on which the cell SFN is transmitted, is used as timing reference for all the physical channels, directly for downlink and indirectly for uplink.

Figure 28 below describes the frame timing of the downlink physical channels. For the AICH the access slot timing is included. Transmission timing for uplink physical channels is given by the received timing of downlink physical channels, as described in the following subclauses.



Figure 28: FRadio frame timing and access slot timing of downlink physical channels

The following applies:

- SCH (primary and secondary), CPICH (primary and secondary), P-CCPCH, and PDSCH have identical frame timings.
- The S-CCPCH timing may be different for different S-CCPCHs, but the offset from the P-CCPCH frame timing is a multiple of 256 chips, i.e. $\tau_{S\text{-}CCPCH,k} = T_k \times 256$ chip, $T_k \in \{0, 1, \ldots, 149\}$.
- The PICH timing is $\tau_{PICH} = 7680$ chips prior to its corresponding S-CCPCH frame timing, i.e. the timing of the S-CCPCH carrying the PCH transport channel with the corresponding paging information, see also subclause 7.2.
- AICH access slots #0 starts the same time as P-CCPCH frames with (SFN modulo 2) = 0. The AICH/PRACH and AICH/PCPCH timing is described in subclauses 7.3 and 7.4 respectively.
- The relative timing of associated PDSCH and DPCH is described in subclause 7.5.

- The DPCH timing may be different for different DPCHs, but the offset from the P-CCPCH frame timing is a multiple of 256 chips, i.e. $\tau_{DPCH,n} = T_n \times 256$ chip, $T_n \in \{0, 1, \ldots, 149\}$. The DPCH (DPCCH/DPDCH) timing relation with uplink DPCCH/DPDCHs is described in subclause 7.6.

3GPP TSG RAN Meeting #10
Bangkok, Thailand, 6-8, December 2000

Document R1-00-1289
e.g. for 3GPP use the format TP-99xxx
or for SMG, use the format P-99-xxx

CHANGE REQUEST

Please see embedded help file at the bottom of this page for instructions on how to fill in this form correctly.

25.211	CR	087	Current Version:	3.4.0

GSM (AA.BB) or 3G (AA.BBB) specification number ↑ *↑ CR number as allocated by MCC support team*

For submission to:	RAN#10	for approval	X	strategic		(for SMG use only)
list expected approval meeting # here ↑		for information		non-strategic		

Form: CR cover sheet, version 2 for 3GPP and SMG *The latest version of this form is available from:* ftp://ftp.3gpp.org/Information/CR-Form-v2.doc

Proposed change affects: *(at least one should be marked with an X)* (U)SIM [ ] ME [X] UTRAN / Radio [X] Core Network [ ]

Source: TSG RAN WG1 **Date:** 2000-10

Subject: RACH message part length

Work item:

Category: *(only one category Shall be marked With an X)*

F	Correction	X	**Release:**	Phase 2	
A	Corresponds to a correction in an earlier release			Release 96	
B	Addition of feature			Release 97	
C	Functional modification of feature			Release 98	
D	Editorial modification			Release 99	X
				Release 00	

Reason for change: Need to clarify relationship between PRACH message length and RACH TTI.

Clauses affected: 5.2.2.1.3

Other specs Affected:

Other 3G core specifications	[ ]	→ List of CRs:
Other GSM core specifications	[ ]	→ List of CRs:
MS test specifications	[ ]	→ List of CRs:
BSS test specifications	[ ]	→ List of CRs:
O&M specifications	[ ]	→ List of CRs:

Other comments:

5.2.2 Common uplink physical channels

5.2.2.1 Physical Random Access Channel (PRACH)

The Physical Random Access Channel (PRACH) is used to carry the RACH.

5.2.2.1.1 Overall structure of random-access transmission

The random-access transmission is based on a Slotted ALOHA approach with fast acquisition indication. The UE can start the random-access transmission at the beginning of a number of well-defined time intervals, denoted *access slots*. There are 15 access slots per two frames and they are spaced 5120 chips apart, see figure 3. The timing of the access slots and the acquisition indication is described in subclause 7.3. Information on what access slots are available for random-access transmission is given by higher layers.



Figure 3: RACH access slot numbers and their spacing

The structure of the random-access transmission is shown in figure 4. The random-access transmission consists of one or several *preambles* of length 4096 chips and a *message* of length 10 ms or 20 ms.



Figure 4: Structure of the random-access transmission

5.2.2.1.2 RACH preamble part

Each preamble is of length 4096 chips and consists of 256 repetitions of a signature of length 16 chips. There are a maximum of 16 available signatures, see [4] for more details.

5.2.2.1.3 RACH message part

Figure 5 shows the structure of the random-access message part radio frame. The 10 ms message part radio frame is split into 15 slots, each of length T_{slot} = 2560 chips. Each slot consists of two parts, a data part to which the RACH transport channel is mapped and a control part that carries Layer 1 control information. The data and control parts are transmitted in parallel. A 10 ms message part consists of one message part radio frame, while a 20 ms message part consists of two consecutive 10 ms message part radio frames. The message part length is equal to the Transmission Time Interval of the RACH Transport channel in use. This TTI length is ~~can be determined from the used signature and/or access slot, as~~ configured by higher layers.

The data part consists of $10*2^k$ bits, where k=0,1,2,3. This corresponds to a spreading factor of 256, 128, 64, and 32 respectively for the message data part.

The control part consists of 8 known pilot bits to support channel estimation for coherent detection and 2 TFCI bits. This corresponds to a spreading factor of 256 for the message control part. The pilot bit pattern is described in table 8. The total number of TFCI bits in the random-access message is 15*2 = 30. The TFCI of a radio frame indicates the transport format of the RACH transport channel mapped to the simultaneously transmitted message part radio frame. In case of a 20 ms PRACH message part, the TFCI is repeated in the second radio frame.



Figure 5: Structure of the random-access message part radio frame

Table 6: Random-access message data fields

Slot Format #i	Channel Bit Rate (kbps)	Channel Symbol Rate (ksps)	SF	Bits/ Frame	Bits/ Slot	N_{data}
0	15	15	256	150	10	10
1	30	30	128	300	20	20
2	60	60	64	600	40	40
3	120	120	32	1200	80	80

Table 7: Random-access message control fields

Slot Format #i	Channel Bit Rate (kbps)	Channel Symbol Rate (ksps)	SF	Bits/ Frame	Bits/ Slot	N_{pilot}	N_{TFCI}
0	15	15	256	150	10	8	2

Table 8: Pilot bit patterns for RACH message part with N_{pilot} = 8

	N_{pilot} = 8							
Bit #	0	1	2	3	4	5	6	7
Slot #0	1	1	1	1	1	1	1	0
1	1	0	1	0	1	1	1	0
2	1	0	1	1	1	0	1	1
3	1	0	1	0	1	0	1	0
4	1	1	1	0	1	0	1	1
5	1	1	1	1	1	1	1	0
6	1	1	1	1	1	0	1	0
7	1	1	1	0	1	0	1	0
8	1	0	1	1	1	1	1	0
9	1	1	1	1	1	1	1	1
10	1	0	1	1	1	0	1	1
11	1	1	1	0	1	1	1	1
12	1	1	1	0	1	0	1	0
13	1	0	1	0	1	1	1	1
14	1	0	1	0	1	1	1	1

3GPP TSG RAN Meeting #10
Bangkok, Thailand, 6-8, December 2000

Document R1-00-1333
e.g. for 3GPP use the format TP-99xxx
or for SMG, use the format P-99-xxx

CHANGE REQUEST

Please see embedded help file at the bottom of this page for instructions on how to fill in this form correctly.

25.211	CR	088	Current Version:	3.4.0

GSM (AA.BB) or 3G (AA.BBB) specification number ↑ *↑ CR number as allocated by MCC support team*

For submission to:	RAN #10	for approval	X	strategic		(for SMG use only)
list expected approval meeting # here ↑		for information		non-strategic		

Form: CR cover sheet, version 2 for 3GPP and SMG *The latest version of this form is available from:* ftp://ftp.3gpp.org/Information/CR-Form-v2.doc

Proposed change affects: *(at least one should be marked with an X)* (U)SIM [ ] ME [X] UTRAN / Radio [X] Core Network [ ]

Source: TSG RAN WG1 **Date:** 2000-11-08

Subject: Clarifications on power control preambles

Work item:

Category: *(only one category shall be marked with an X)*

F	Correction	X	**Release:**	Phase 2	
A	Corresponds to a correction in an earlier release			Release 96	
B	Addition of feature			Release 97	
C	Functional modification of feature			Release 98	
D	Editorial modification			Release 99	X
				Release 00	

Reason for change: This clarifies that the UE shall use the power control preamble pattern signalled by UTRAN (PCP of 0 frame length included).

Clauses affected: 5.2.1

Other specs affected:

Other 3G core specifications	X	→ List of CRs:	CR25214-138
Other GSM core specifications		→ List of CRs:	
MS test specifications		→ List of CRs:	
BSS test specifications		→ List of CRs:	
O&M specifications		→ List of CRs:	

Other comments:

<--------- double-click here for help and instructions on how to create a CR.


help.doc

5.2.1 Dedicated uplink physical channels

There are two types of uplink dedicated physical channels, the uplink Dedicated Physical Data Channel (uplink DPDCH) and the uplink Dedicated Physical Control Channel (uplink DPCCH).

The DPDCH and the DPCCH are I/Q code multiplexed within each radio frame (see [4]).

The uplink DPDCH is used to carry the DCH transport channel. There may be zero, one, or several uplink DPDCHs on each radio link.

The uplink DPCCH is used to carry control information generated at Layer 1. The Layer 1 control information consists of known pilot bits to support channel estimation for coherent detection, transmit power-control (TPC) commands, feedback information (FBI), and an optional transport-format combination indicator (TFCI). The transport-format combination indicator informs the receiver about the instantaneous transport format combination of the transport channels mapped to the simultaneously transmitted uplink DPDCH radio frame. There is one and only one uplink DPCCH on each radio link.

Figure 1 shows the frame structure of the uplink dedicated physical channels. Each radio frame of length 10 ms is split into 15 slots, each of length T_{slot} = 2560 chips, corresponding to one power-control period.



Figure 1: Frame structure for uplink DPDCH/DPCCH

The parameter k in figure 1 determines the number of bits per uplink DPDCH slot. It is related to the spreading factor SF of the DPDCH as $SF = 256/2^k$. The DPDCH spreading factor may range from 256 down to 4. The spreading factor of the uplink DPCCH is always equal to 256, i.e. there are 10 bits per uplink DPCCH slot.

The exact number of bits of the uplink DPDCH and the different uplink DPCCH fields (N_{pilot}, N_{TFCI}, N_{FBI}, and N_{TPC}) is given by table 1 and table 2. What slot format to use is configured by higher layers and can also be reconfigured by higher layers.

The channel bit and symbol rates given in table 1 and table 2 are the rates immediately before spreading. The pilot patterns are given in table 3 and table 4, the TPC bit pattern is given in table 5.

The FBI bits are used to support techniques requiring feedback from the UE to the UTRAN Access Point, including closed loop mode transmit diversity and site selection diversity transmission (SSDT). The structure of the FBI field is shown in figure 2 and described below.



Figure 2: Details of FBI field

The S field is used for SSDT signalling, while the D field is used for closed loop mode transmit diversity signalling. The S field consists of 0, 1 or 2 bits. The D field consists of 0 or 1 bit. The total FBI field size N_{FBI} is given by table 2. If total FBI field is not filled with S field or D field, FBI field shall be filled with "1". When N_{FBI} is 2bits, S field is 0bit and D field is 1bit, left side field shall be filled with "1" and right side field shall be D field. Simultaneous use of SSDT power control and closed loop mode transmit diversity requires that the S field consists of 1 bit. The use of the FBI fields is described in detail in [5].

Table 1: DPDCH fields

Slot Format #i	Channel Bit Rate (kbps)	Channel Symbol Rate (ksps)	SF	Bits/ Frame	Bits/ Slot	N_{data}
0	15	15	256	150	10	10
1	30	30	128	300	20	20
2	60	60	64	600	40	40
3	120	120	32	1200	80	80
4	240	240	16	2400	160	160
5	480	480	8	4800	320	320
6	960	960	4	9600	640	640

There are two types of uplink dedicated physical channels; those that include TFCI (e.g. for several simultaneous services) and those that do not include TFCI (e.g. for fixed-rate services). These types are reflected by the duplicated rows of table 2. It is the UTRAN that determines if a TFCI should be transmitted and it is mandatory for all UEs to support the use of TFCI in the uplink. The mapping of TFCI bits onto slots is described in [3].

In compressed mode, DPCCH slot formats with TFCI fields are changed. There are two possible compressed slot formats for each normal slot format. They are labelled A and B and the selection between them is dependent on the number of slots that are transmitted in each frame in compressed mode.

Table 2: DPCCH fields

Slot Format #i	Channel Bit Rate (kbps)	Channel Symbol Rate (ksps)	SF	Bits/ Frame	Bits/ Slot	N_{pilot}	N_{TPC}	N_{TFCI}	N_{FBI}	Transmitted slots per radio frame
0	15	15	256	150	10	6	2	2	0	15
0A	15	15	256	150	10	5	2	3	0	10-14
0B	15	15	256	150	10	4	2	4	0	8-9
1	15	15	256	150	10	8	2	0	0	8-15
2	15	15	256	150	10	5	2	2	1	15
2A	15	15	256	150	10	4	2	3	1	10-14
2B	15	15	256	150	10	3	2	4	1	8-9
3	15	15	256	150	10	7	2	0	1	8-15
4	15	15	256	150	10	6	2	0	2	8-15
5	15	15	256	150	10	5	1	2	2	15
5A	15	15	256	150	10	4	1	3	2	10-14
5B	15	15	256	150	10	3	1	4	2	8-9

The pilot bit patterns are described in table 3 and table 4. The shadowed column part of pilot bit pattern is defined as FSW and FSWs can be used to confirm frame synchronization. (The value of the pilot bit pattern other than FSWs shall be "1".)

Table 3: Pilot bit patterns for uplink DPCCH with N_{pilot} = 3, 4, 5 and 6

	N_{pilot} = 3			N_{pilot} = 4				N_{pilot} = 5					N_{pilot} = 6					
Bit #	0	1	2	0	1	2	3	0	1	2	3	4	0	1	2	3	4	5
Slot #0	1	1	1	1	1	1	1	1	1	1	1	0	1	1	1	1	1	0
1	0	0	1	1	0	0	1	0	0	1	1	0	1	0	0	1	1	0
2	0	1	1	1	0	1	1	0	1	1	0	1	1	0	1	1	0	1
3	0	0	1	1	0	0	1	0	0	1	0	0	1	0	0	1	0	0
4	1	0	1	1	1	0	1	1	0	1	0	1	1	1	0	1	0	1
5	1	1	1	1	1	1	1	1	1	1	1	0	1	1	1	1	1	0
6	1	1	1	1	1	1	1	1	1	1	0	0	1	1	1	1	0	0
7	1	0	1	1	1	0	1	1	0	1	0	0	1	1	0	1	0	0
8	0	1	1	1	0	1	1	0	1	1	1	0	1	0	1	1	1	0
9	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
10	0	1	1	1	0	1	1	0	1	1	0	1	1	0	1	1	0	1
11	1	0	1	1	1	0	1	1	0	1	1	1	1	1	0	1	1	1
12	1	0	1	1	1	0	1	1	0	1	0	0	1	1	0	1	0	0
13	0	0	1	1	0	0	1	0	0	1	1	1	1	0	0	1	1	1
14	0	0	1	1	0	0	1	0	0	1	1	1	1	0	0	1	1	1

Table 4: Pilot bit patterns for uplink DPCCH with N_{pilot} = 7 and 8

	N_{pilot} = 7							N_{pilot} = 8							
Bit #	0	1	2	3	4	5	6	0	1	2	3	4	5	6	7
Slot #0	1	1	1	1	1	0	1	1	1	1	1	1	1	1	0
1	1	0	0	1	1	0	1	1	0	1	0	1	1	1	0
2	1	0	1	1	0	1	1	1	0	1	1	1	0	1	1
3	1	0	0	1	0	0	1	1	0	1	0	1	0	1	0
4	1	1	0	1	0	1	1	1	1	1	0	1	0	1	1
5	1	1	1	1	1	0	1	1	1	1	1	1	1	1	0
6	1	1	1	1	0	0	1	1	1	1	1	1	0	1	0
7	1	1	0	1	0	0	1	1	1	1	0	1	0	1	0
8	1	0	1	1	1	0	1	1	0	1	1	1	1	1	0
9	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
10	1	0	1	1	0	1	1	1	0	1	1	1	0	1	1
11	1	1	0	1	1	1	1	1	1	1	0	1	1	1	1
12	1	1	0	1	0	0	1	1	1	1	0	1	0	1	0
13	1	0	0	1	1	1	1	1	0	1	0	1	1	1	1
14	1	0	0	1	1	1	1	1	0	1	0	1	1	1	1

The relationship between the TPC bit pattern and transmitter power control command is presented in table 5.

Table 5: TPC Bit Pattern

TPC Bit Pattern		Transmitter power control command
N_{TPC} = 1	N_{TPC} = 2	
1	11	1
0	00	0

Multi-code operation is possible for the uplink dedicated physical channels. When multi-code transmission is used, several parallel DPDCH are transmitted using different channelization codes, see [4]. However, there is only one DPCCH per radio link.

An uplink DPCCH power control preamble shall ~~may~~ be used for initialisation of a DCH. ~~Both the UL and DL DPCCHs shall be transmitted during the power control preamble.~~ The length of the power control preamble is a ~~UE specific~~ higher layer parameter, N_{pcp} ~~(see [5], section 5.1.2.4)~~, signalled by the network [5]. The UL DPCCH shall take the same slot format in the power control preamble as afterwards, as given in table 2. When~~,~~ $N_{pcp} > 0$ the pilot patterns ~~from slot #(15- N_{pcp}) to slot #14~~ of table 3 and table 4 shall be used. The timing of the power control preamble is described in [5], subclause 4.3.2.2. The TFCI field is filled with "01~~"~~ bits.

5.3.2 Dedicated downlink physical channels

There is only one type of downlink dedicated physical channel, the Downlink Dedicated Physical Channel (downlink DPCH).

Within one downlink DPCH, dedicated data generated at Layer 2 and above, i.e. the dedicated transport channel (DCH), is transmitted in time-multiplex with control information generated at Layer 1 (known pilot bits, TPC commands, and an optional TFCI). The downlink DPCH can thus be seen as a time multiplex of a downlink DPDCH and a downlink DPCCH, compare subclause 5.2.1.

Figure 9 shows the frame structure of the downlink DPCH. Each frame of length 10 ms is split into 15 slots, each of length T_{slot} = 2560 chips, corresponding to one power-control period.



Figure 9: Frame structure for downlink DPCH

The parameter k in figure 9 determines the total number of bits per downlink DPCH slot. It is related to the spreading factor SF of the physical channel as $SF = 512/2^k$. The spreading factor may thus range from 512 down to 4.

The exact number of bits of the different downlink DPCH fields (N_{pilot}, N_{TPC}, N_{TFCI}, N_{data1} and N_{data2}) is given in table 11. What slot format to use is configured by higher layers and can also be reconfigured by higher layers.

There are basically two types of downlink Dedicated Physical Channels; those that include TFCI (e.g. for several simultaneous services) and those that do not include TFCI (e.g. for fixed-rate services). These types are reflected by the duplicated rows of table 11. It is the UTRAN that determines if a TFCI should be transmitted and it is mandatory for all UEs to support the use of TFCI in the downlink. The mapping of TFCI bits onto slots is described in [3].

In compressed mode, a different slot format is used compared to normal mode. There are two possible compressed slot formats that are labelled A and B. Format B is used for compressed mode by spreading factor reduction and format A is used for all other transmission time reduction methods. The channel bit and symbol rates given in table 11 are the rates immediately before spreading.

Table 11: DPDCH and DPCCH fields

Slot Format #i	Channel Bit Rate (kbps)	Channel Symbol Rate (ksps)	SF	Bits/ Slot	DPDCH Bits/Slot		DPCCH Bits/Slot			Transmitted slots per radio frame N_{Tr}
					N_{Data1}	N_{Data2}	N_{TPC}	N_{TFCI}	N_{Pilot}	
0	15	7.5	512	10	0	4	2	0	4	15
0A	15	7.5	512	10	0	4	2	0	4	8-14
0B	30	15	256	20	0	8	4	0	8	8-14
1	15	7.5	512	10	0	2	2	2	4	15
1B	30	15	256	20	0	4	4	4	8	8-14
2	30	15	256	20	2	14	2	0	2	15
2A	30	15	256	20	2	14	2	0	2	8-14
2B	60	30	128	40	4	28	4	0	4	8-14
3	30	15	256	20	2	12	2	2	2	15
3A	30	15	256	20	2	10	2	4	2	8-14
3B	60	30	128	40	4	24	4	4	4	8-14
4	30	15	256	20	2	12	2	0	4	15
4A	30	15	256	20	2	12	2	0	4	8-14
4B	60	30	128	40	4	24	4	0	8	8-14
5	30	15	256	20	2	10	2	2	4	15
5A	30	15	256	20	2	8	2	4	4	8-14
5B	60	30	128	40	4	20	4	4	8	8-14
6	30	15	256	20	2	8	2	0	8	15
6A	30	15	256	20	2	8	2	0	8	8-14
6B	60	30	128	40	4	16	4	0	16	8-14
7	30	15	256	20	2	6	2	2	8	15
7A	30	15	256	20	2	4	2	4	8	8-14
7B	60	30	128	40	4	12	4	4	16	8-14
8	60	30	128	40	6	28	2	0	4	15
8A	60	30	128	40	6	28	2	0	4	8-14
8B	120	60	64	80	12	56	4	0	8	8-14
9	60	30	128	40	6	26	2	2	4	15
9A	60	30	128	40	6	24	2	4	4	8-14
9B	120	60	64	80	12	52	4	4	8	8-14
10	60	30	128	40	6	24	2	0	8	15
10A	60	30	128	40	6	24	2	0	8	8-14
10B	120	60	64	80	12	48	4	0	16	8-14
11	60	30	128	40	6	22	2	2	8	15
11A	60	30	128	40	6	20	2	4	8	8-14
11B	120	60	64	80	12	44	4	4	16	8-14
12	120	60	64	80	12	48	4	8*	8	15
12A	120	60	64	80	12	40	4	16*	8	8-14
12B	240	120	32	160	24	96	8	16*	16	8-14
13	240	120	32	160	28	112	4	8*	8	15
13A	240	120	32	160	28	104	4	16*	8	8-14
13B	480	240	16	320	56	224	8	16*	16	8-14
14	480	240	16	320	56	232	8	8*	16	15
14A	480	240	16	320	56	224	8	16*	16	8-14
14B	960	480	8	640	112	464	16	16*	32	8-14
15	960	480	8	640	120	488	8	8*	16	15
15A	960	480	8	640	120	480	8	16*	16	8-14
15B	1920	960	4	1280	240	976	16	16*	32	8-14
16	1920	960	4	1280	248	1000	8	8*	16	15
16A	1920	960	4	1280	248	992	8	16*	16	8-14

* If TFCI bits are not used, then DTX shall be used in TFCI field.

NOTE1: Compressed mode is only supported through spreading factor reduction for SF=512 with TFCI.

NOTE2: Compressed mode by spreading factor reduction is not supported for SF=4.

The pilot bit patterns are described in table 12. The shadowed column part of pilot bit pattern is defined as FSW and FSWs can be used to confirm frame synchronization. (The value of the pilot bit pattern other than FSWs shall be "11".) In table 12, the transmission order is from left to right.

In downlink compressed mode through spreading factor reduction, the number of bits in the TPC and Pilot fields are doubled. Symbol repetition is used to fill up the fields. Denote the bits in one of these fields in normal mode by x_1, x_2, x_3, …, x_X. In compressed mode the following bit sequence is sent in corresponding field: x_1, x_2, x_1, x_2, x_3, x_4, x_3, x_4,…, x_X,.

Table 12: Pilot bit patterns for downlink DPCCH with N_{pilot} = 2, 4, 8 and 16

	N_{pilot} = 2	N_{pilot} = 4 (*1)		N_{pilot} = 8 (*2)				N_{pilot} = 16 (*3)							
Symbol #	0	0	1	0	1	2	3	0	1	2	3	4	5	6	7
Slot #0	11	11	11	11	11	11	10	11	11	11	10	11	11	11	10
1	00	11	00	11	00	11	10	11	00	11	10	11	11	11	00
2	01	11	01	11	01	11	01	11	01	11	01	11	10	11	00
3	00	11	00	11	00	11	00	11	00	11	00	11	01	11	10
4	10	11	10	11	10	11	01	11	10	11	01	11	11	11	11
5	11	11	11	11	11	11	10	11	11	11	10	11	01	11	01
6	11	11	11	11	11	11	00	11	11	11	00	11	10	11	11
7	10	11	10	11	10	11	00	11	10	11	00	11	10	11	00
8	01	11	01	11	01	11	10	11	01	11	10	11	00	11	11
9	11	11	11	11	11	11	11	11	11	11	11	11	00	11	11
10	01	11	01	11	01	11	01	11	01	11	01	11	11	11	10
11	10	11	10	11	10	11	11	11	10	11	11	11	00	11	10
12	10	11	10	11	10	11	00	11	10	11	00	11	01	11	01
13	00	11	00	11	00	11	11	11	00	11	11	11	00	11	00
14	00	11	00	11	00	11	11	11	00	11	11	11	10	11	01

NOTE *1: This pattern is used except slot formats 2B and 3B.

NOTE *2: This pattern is used except slot formats 0B, 1B, 4B, 5B, 8B, and 9B.

NOTE *3: This pattern is used except slot formats 6B, 7B, 10B, 11B, 12B, and 13B.

NOTE: For slot format *n*B where n = 0, …, 15, the pilot bit pattern corresponding to $N_{pilot}/2$ is to be used and symbol repetition shall be applied.

The relationship between the TPC symbol and the transmitter power control command is presented in table 13.

Table 13: TPC Bit Pattern

TPC Bit Pattern			Transmitter power control command
N_{TPC} = 2	N_{TPC} = 4	N_{TPC} = 8	
11	1111	11111111	1
00	0000	00000000	0

Multicode transmission may be employed in the downlink, i.e. the CCTrCH (see [3]) is mapped onto several parallel downlink DPCHs using the same spreading factor. In this case, the Layer 1 control information is transmitted only on the first downlink DPCH. DTX bits are transmitted during the corresponding time period for the additional downlink DPCHs, see figure 10.

In case there are several CCTrCHs mapped to different DPCHs transmitted to the same UE different spreading factors can be used on DPCHs to which different CCTrCHs are mapped. Also in this case, Layer 1 control information is only transmitted on the first DPCH while DTX bits are transmitted during the corresponding time period for the additional DPCHs.



Figure 10: Downlink slot format in case of multi-code transmission

~~A power control preamble may be used for initialisation of a DCH. The DL DPCH shall take the same slot format in the power control preamble as afterwards, as given in Table 11, with the restriction that DTX shall be used in the DL DPDCH fields in the power control preamble. The length of the power control preamble is a UE-specific higher-layer parameter, N_{pcp} (see [5], section 5.1.2.4), signalled by the network. When $N_{pcp} > 0$, the pilot patterns from slot #$(15 - N_{pcp})$ to slot #14 of table 12 shall be used. The TFCI field is filled with "1" bits~~.

5.3.2.1 STTD for DPCH

The pilot bit pattern for the DPCH channel transmitted on antenna 2 is given in table 14.

- For N_{pilot} = 8, 16 the shadowed part indicates pilot bits that are obtained by STTD encoding the corresponding (shadowed) bits in Table 12. The non-shadowed pilot bit pattern is orthogonal to the corresponding (non-shadowed) pilot bit pattern in table 12.

- For N_{pilot} = 4, the diversity antenna pilot bit pattern is obtained by STTD encoding both the shadowed and non-shadowed pilot bits in table 12.

- For N_{pilot} = 2, the diversity antenna pilot pattern is obtained by STTD encoding the two pilot bits in table 12 with the last two bits (data or DTX) of the second data field (data2) of the slot. Thus for N_{pilot} = 2 case, the last two bits of the second data field (data 2) after STTD encoding, follow the diversity antenna pilot bits in Table 14.

STTD encoding for the DPDCH, TPC, and TFCI fields is done as described in subclause 5.3.1.1.1. For the SF=512 DPCH, the first two bits in each slot, i.e. TPC bits, are not STTD encoded and the same bits are transmitted with equal power from the two antennas. The remaining four bits are STTD encoded.

For compressed mode through spreading factor reduction and for $N_{pilot} > 4$, symbol repetition shall be applied to the pilot bit patterns of table 14, in the same manner as described in 5.3.2. For slot formats 2B and 3B, i.e. compressed mode through spreading factor reduction and N_{pilot} = 4, the pilot bits transmitted on antenna 2 are STTD encoded, and thus the pilot bit pattern is as shown in the most right set of table 14.

3GPP TSG RAN Meeting #10
Bangkok, Thailand, 6-8, December 2000

Document R1-00-1375
e.g. for 3GPP use the format TP-99xxx
or for SMG, use the format P-99-xxx

CHANGE REQUEST

Please see embedded help file at the bottom of this page for instructions on how to fill in this form correctly.

25.211	CR	089r1	Current Version:	3.4.0

GSM (AA.BB) or 3G (AA.BBB) specification number ↑ *↑ CR number as allocated by MCC support team*

For submission to:	TSG RAN#10	for approval	X	strategic		(for SMG use only)
list expected approval meeting # here ↑		for information		non-strategic		

Form: CR cover sheet, version 2 for 3GPP and SMG *The latest version of this form is available from:* ftp://ftp.3gpp.org/Information/CR-Form-v2.doc

Proposed change affects: *(at least one should be marked with an X)* (U)SIM [ ] ME [X] UTRAN / Radio [X] Core Network [ ]

Source: TSG RAN WG1 **Date:** 20 November, 2000

Subject: Proposed CR to 25.211 for transfer of CSICH Information from Layer 3 Specification

Work item:

Category: *(only one category shall be marked with an X)*

F	Correction	X	**Release:**	Phase 2	
A	Corresponds to a correction in an earlier release			Release 96	
B	Addition of feature			Release 97	
C	Functional modification of feature			Release 98	
D	Editorial modification			Release 99	X
				Release 00	

Reason for change: The CSICH information structure description which has been deleted from the Layer 3 TS25331 (in the CR referenced below) is included here in TS25.211. CSICH information is broadcast by Layer 1 in Node B to Layer 1 in UE where it is used in the CPCH access procedure. CSICH information is not available to or used by upper layers.

Clauses affected: 5.3.3.10

Other specs affected:

Other 3G core specifications	X	→ List of CRs:	25331CR583r1, CSICH correction
Other GSM core specifications		→ List of CRs:	
MS test specifications		→ List of CRs:	
BSS test specifications		→ List of CRs:	
O&M specifications		→ List of CRs:	

Other comments:

help.doc

<--------- double-click here for help and instructions on how to create a CR.

5.3.3.10 CPCH Status Indicator Channel (CSICH)

The CPCH Status Indicator Channel (CSICH) is a fixed rate (SF=256) physical channel used to carry CPCH status information.

A CSICH is always associated with a physical channel used for transmission of CPCH AP-AICH and uses the same channelization and scrambling codes. Figure 25 illustrates the frame structure of the CSICH. The CSICH frame consists of 15 consecutive access slots (AS) each of length 40 bits. Each access slot consists of two parts, a part of duration 4096 chips with no transmission that is not formally part of the CSICH, and a Status Indicator (SI) part consisting of 8 bits b8i,….b8i+7, where i is the access slot number. The part of the slot with no transmission is reserved for use by AICH, AP-AICH or CD/CA-ICH. The modulation used by the CSICH is the same as for the PICH. The phase reference for the CSICH is the Primary CPICH.



Figure 25: Structure of CPCH Status Indicator Channel (CSICH)

N Status Indicators {SI0, …, SIN-1} shall be transmitted in each CSICH frame. The mapping from {SI0, …, SIN-1} to the CSICH bits {b0, …, b119} is according to table 23. The Status Indicators shall be transmitted in all the access slots of the CSICH frame, even if some signatures and/or access slots are shared between CPCH and RACH.

Table 23: Mapping of Status Indicators (SI) to CSICH bits

Number of SI per frame (N)	$SI_n = 1$	$SI_n = 0$
N=1	$\{b_0, \ldots, b_{119}\} = \{-1,-1,\ldots,-1\}$	$\{b_0, \ldots, b_{119}\} = \{+1,+1,\ldots,+1\}$
N=3	$\{b_{40n}, \ldots, b_{40n+39}\} = \{-1,-1,\ldots,-1\}$	$\{b_{40n}, \ldots, b_{40n+39}\} = \{+1,+1,\ldots,+1\}$
N=5	$\{b_{24n}, \ldots, b_{24n+23}\} = \{-1,-1,\ldots,-1\}$	$\{b_{24n}, \ldots, b_{24n+23}\} = \{+1,+1,\ldots,+1\}$
N=15	$\{b_{8n}, \ldots, b_{8n+7}\} = \{-1,-1,\ldots,-1\}$	$\{b_{8n}, \ldots, b_{8n+7}\} = \{+1,+1,\ldots,+1\}$
N=30	$\{b_{4n}, \ldots, b_{4n+3}\} = \{-1, -1, -1, -1\}$	$\{b_{4n}, \ldots, b_{4n+3}\} = \{+1, +1, +1, +1\}$
N=60	$\{b_{2n}, b_{2n+1}\} = \{-1,-1\}$	$\{b_{2n}, b_{2n+1}\} = \{+1,+1\}$

When transmit diversity is employed for the CSICH, STTD encoding is used on the CSICH bits as described in subclause 5.3.1.1.1.

The CPCH Status Indicator mode (CSICH mode) defines the structure of the information carried on the CSICH. At the UTRAN the values of the CPCH Status Indicator modes ~~is~~are set by higher layers. There are two CSICH modes depending on whether Channel Assignment is active or not. The CSICH mode defines the number of status indicators per frame and the content of each status indicator. Layer 1 transmits the CSICH information according to the CSICH mode and the structures defined in the following paragraphs.

~~At the UE the number of status indicators per frame is a higher layer parameter. The higher layers shall provide Layer 1 with the mapping between the values of the Status Indicators and the availability of CPCH resources.~~

5.3.3.10.1 CSICH Information Structure when Channel Assignment is not active

In this mode, CPCH Status Indication conveys the PCPCH Channel Availability value which is a 1 to 16 bit value which indicates the availability of each of the 1 to 16 defined PCPCHs in the CPCH set. PCPCHs are numbered from PCPCH0 through PCPCH15. There is one bit of the PCPCH Resource Availability (PRA) value for each defined PCPCH channel. If there are 2 PCPCHs defined in the CPCH set, then there are 2 bits in the PRA value. And likewise for other numbers of defined PCPCH channels up to 16 maximum CPCH channels per set when Channel Assignment is not active.

The number of SIs (Status Indicators) per frame is a function of the number of defined PCPCH channels.

Number of defined PCPCHs(=K)	**Number of SIs per frame(=N)**
1, 2, 3	*3*
4,5	*5*
6,7,8,9,10,11,12,13,14,15	*15*
16	*30*

The value of the SI shall indicate the PRA value for one of the defined PCPCHs, where PRA(n)=1 indicates that the PCPCH is available, and PRA(n)=0 indicates that the PCPCHn is not available. SI(0) shall indicate PRA(0) for PCPCH0, SI(1) shall indicate PRA(1) for PCPCH1, etc., for each defined PCPCH. When the number of SIs per frame exceeds the number of defined PCPCHs (K), the SIs which exceed K shall be set to repeat the PRA values for the defined PCPCHs. In general ,

SI(n) = PRA(n mod (K)),

where PRA(i) is availability of PCPCHi,

and n ranges from 0 to N-1.

5.3.3.10.2 PCPCH Availability when Channel Assignment is active

In this mode, CPCH Status Indication conveys two pieces of information. One is the Minimum Available Spreading Factor (MASF) value and the other is the PCPCH Resource Availability (PRA) value.

- MASF is a 3 bit number with bits MASF(0) through MASF(2) where MASF(0) is the MSB of the MASF value and MASF(2) is the LSB of the MASF value.

The following table defines MASF(0), MASF(1) and MASF(2) values to convey the MASF. All spreading factors greater than MASF are available

Minimum Available Spreading Factor (MASF)	**MASF(0)**	**MASF(1)**	**MASF(2)**	
N/A (No available CPCH resources)	0	0	0	
256	0	0	1	
128	0	1	0	
64	0	1	1	
32	1	0	0	
16	1	0	1	
08	1	1	0	
04	1	1	1	

The number of SIs (Status Indicators) per frame, N is a function of the number of defined PCPCH channels, K.

Number of defined PCPCHs(K)	Number of SIs per frame(N)
1, 2,	5
3,4,5,6,7,8,9,10,11,12	15
13,14,15,16,17,18,19,20,21,22,23,24,25,26,27	30
28….57	60

PRA(n)=1 indicates that the PCPCHn is available, and PRA(n)=0 indicates that the PCPCHn is not available. PRA value for each PCPCH channel defined in a CPCH set shall be assigned to one SI (Status Indicator), and 3-bit MASF value shall be assigned to SIs as shown in Figure 61.



Figure 61: Mapping of MASF and PRAs to SIs in CSICH

The number of repetition that 3-bit MASF values shall be repeated is

$$T = \lfloor (N-K)/3 \rfloor$$

where $\lfloor x \rfloor$ is largest integer less than or equal to x. Each MASF value it, MASF(n), shall be mapped to SI as follows.

$$SI_{l(t+4)+i} = MASF(i), \quad 0 \le i \le 2 \quad l = 0,1,\cdots,s-1$$
$$SI_{s+l(t+3)+i} = MASF(i), \quad 0 \le i \le 2 \quad l = s, s+1,\cdots,T-1,$$

where

$$t = \lfloor K/T \rfloor$$

and

$$s = K - t \cdot T$$

Each PRA value bit, PRA(n), shall be mapped to SI as follows.

$$SI_{l(t+4)+j+3} = PRA(l + l \cdot t + j), \quad 0 \le j \le t \qquad l = 0,1,\cdots,s-1$$
$$SI_{s+l(t+3)+j+3} = PRA(s + l \cdot t + j), \quad 0 \le j \le t-1 \quad l = s, s+1,\cdots,T-1$$

The remaining

$$J = N - (3T + K)$$

SIs shall be set to 0.

3GPP TSG RAN Meeting #10
Bangkok, Thailand, 6-8, December 2000

Document ***R1-00-1405***
e.g. for 3GPP use the format TP-99xxx
or for SMG, use the format P-99-xxx

CHANGE REQUEST

Please see embedded help file at the bottom of this page for instructions on how to fill in this form correctly.

25.211	CR	090	Current Version:	3.4.0

GSM (AA.BB) or 3G (AA.BBB) specification number ↑ *↑ CR number as allocated by MCC support team*

For submission to:	TSG RAN #10	for approval	X	strategic		(for SMG use only)
list expected approval meeting # here ↑		for information		non-strategic		

Form: CR cover sheet, version 2 for 3GPP and SMG *The latest version of this form is available from: ftp://ftp.3gpp.org/Information/CR-Form-v2.doc*

Proposed change affects: (U)SIM [ ] ME [X] UTRAN / Radio [X] Core Network [ ]
(at least one should be marked with an X)

Source: TSG RAN WG1 **Date:** 2000-11-20

Subject: PCPCH/DL-DPCCH Timing Relationship

Work item:

Category: *(only one category shall be marked with an X)*

F	Correction	X	**Release:**	Phase 2	
A	Corresponds to a correction in an earlier release			Release 96	
B	Addition of feature			Release 97	
C	Functional modification of feature			Release 98	
D	Editorial modification			Release 99	X
				Release 00	

Reason for change: The timing relation between the start of the reception of DL-DPCCH at the UE and the start of the PCPCH power control preamble is defined in this contribution.

Clauses affected: 7.4

Other specs affected:

Other 3G core specifications		→ List of CRs:
Other GSM core specifications		→ List of CRs:
MS test specifications		→ List of CRs:
BSS test specifications		→ List of CRs:
O&M specifications		→ List of CRs:

Other comments:

7.4 PCPCH/AICH timing relation

The uplink PCPCH is divided into uplink access slots, each access slot is of length 5120 chips. Uplink access slot number n is transmitted from the UE $\tau_{p\text{-}a1}$ chips prior to the reception of downlink access slot number n, n =0, 1, …,14.

The timing relationship between preambles, AICH, and the message is the same as PRACH/AICH. Note that the collision resolution preambles follow the access preambles in PCPCH/AICH. However, the timing relationships between CD-Preamble and CD/CA-ICH is identical to RACH Preamble and AICH. The timing relationship between CD/CA-ICH and the Power Control Preamble in CPCH is identical to AICH to message in RACH. The T_{cpch} timing parameter is identical to the PRACH/AICH transmission timing parameter. When T_{cpch} is set to zero or one, the following PCPCH/AICH timing values apply.

Note that a1 corresponds to AP-AICH and a2 corresponds to CD/CA-ICH.

$\tau_{p\text{-}p}$ = Time to next available access slot, between Access Preambles.

Minimum time = 15360 chips + 5120 chips X Tcpch

Maximum time = 5120 chips X 12 = 61440 chips

Actual time is time to next slot (which meets minimum time criterion) in allocated access slot subchannel group.

$\tau_{p\text{-}a1}$ = Time between Access Preamble and AP-AICH has two alternative values: 7680 chips or 12800 chips, depending on T_{cpch}

$\tau_{a1\text{-}cdp}$ = Time between receipt of AP-AICH and transmission of the CD Preamble $\tau_{a1\text{-}cdp}$ has a minimum value of $\tau_{a1\text{-}cdp,\ min}$ =7680 chips.

$\tau_{p\text{-}cdp}$ = Time between the last AP and CD Preamble. $\tau_{p\text{-}cdp}$ has a minimum value of $\tau_{p\text{-}cdp\text{-}min}$ which is either 3 or 4 access slots, depending on T_{cpch}

$\tau_{cdp\text{-}a2}$ = Time between the CD Preamble and the CD/CA-ICH has two alternative values: 7680 chips or 12800 chips, depending on T_{cpch}

$\tau_{cdp\text{-}pcp}$ = Time between CD Preamble and the start of the Power Control Preamble is either 3 or 4 access slots, depending on $T_{cpch.}$

The time between the start of the reception of DL-DPCCH slot at UE and the Power Control Preamble is T_0 chips, where T_0 is as in subclause 7.6.3.

The message transmission shall start 0 or 8 slots after the start of the power control preamble depending on the length of the power control preamble.

Figure 31 illustrates the PCPCH/AICH timing relationship when T_{cpch} is set to 0 and all access slot subchannels are available for PCPCH.



Figure 31: Timing of PCPCH and AICH transmission as seen by the UE, with T_{cpch}= 0